





The Director

of the United States Patent and Trademark Office has received an application for a patent for a new and useful invention. The title and description of the invention are enclosed. The requirements of law have been complied with, and it has been determined that a patent on the invention shall be granted under the law.

Therefore, Shis United States

grants to the person(s) having title to this patent the right to exclude others from making, using, offering for sale, or selling the invention throughout the United States of America or importing the invention into the United States of America, and if the invention is a process, of the right to exclude others from using, offering for sale or selling throughout the United States of America, products made by that process, for the term set forth in 35 U.S.C. 154(a)(2) or (c)(1), subject to the payment of maintenance fees as provided by 35 U.S.C. 41(b). See the Maintenance Fee Notice on the inside of the cover.

Katherine Kelly Vidal

DIRECTOR OF THE UNITED STATES PATENT AND TRADEMARK OFFICE

Maintenance Fee Notice

If the application for this patent was filed on or after December 12, 1980, maintenance fees are due three years and six months, seven years and six months, and eleven years and six months after the date of this grant, or within a grace period of six months thereafter upon payment of a surcharge as provided by law. The amount, number and timing of the maintenance fees required may be changed by law or regulation. Unless payment of the applicable maintenance fee is received in the United States Patent and Trademark Office on or before the date the fee is due or within a grace period of six months thereafter, the patent will expire as of the end of such grace period.

Patent Term Notice

If the application for this patent was filed on or after June 8, 1995, the term of this patent begins on the date on which this patent issues and ends twenty years from the filing date of the application or, if the application contains a specific reference to an earlier filed application or applications under 35 U.S.C. 120, 121, 365(c), or 386(c), twenty years from the filing date of the earliest such application ("the twenty-year term"), subject to the payment of maintenance fees as provided by 35 U.S.C. 41(b), and any extension as provided by 35 U.S.C. 154(b) or 156 or any disclaimer under 35 U.S.C. 253.

If this application was filed prior to June 8, 1995, the term of this patent begins on the date on which this patent issues and ends on the later of seventeen years from the date of the grant of this patent or the twenty-year term set forth above for patents resulting from applications filed on or after June 8, 1995, subject to the payment of maintenance fees as provided by 35 U.S.C. 41(b) and any extension as provided by 35 U.S.C. 156 or any disclaimer under 35 U.S.C. 253.



US011637119B2

(12) United States Patent

Yamaguchi et al.

(54) THREE-DIMENSIONAL MEMORY DEVICE CONTAINING AUXILIARY SUPPORT PILLAR STRUCTURES AND METHOD OF MAKING THE SAME

(71) Applicant: SANDISK TECHNOLOGIES LLC,

Addison, TX (US)

(72) Inventors: Kohei Yamaguchi, Yokkaichi (JP);

Keisuke Shigemura, Yokkaichi (JP); Kengo Kajiwara, Yokkaichi (JP)

(73) Assignee: SANDISK TECHNOLOGIES LLC,

Addison, TX (US)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 73 days.

This patent is subject to a terminal dis-

claimer.

(21) Appl. No.: 17/134,938

(22) Filed: Dec. 28, 2020

(65) **Prior Publication Data**

US 2021/0358937 A1 Nov. 18, 2021

Related U.S. Application Data

- (63) Continuation-in-part of application No. 17/036,070, filed on Sep. 29, 2020, which is a continuation-in-part (Continued)
- (51) **Int. Cl.**

H01L 27/11575 (2017.01) **H01L 27/11556** (2017.01)

(Continued)

(52) U.S. Cl.

CPC H01L 27/11575 (2013.01); H01L 23/562 (2013.01); H01L 27/11529 (2013.01); H01L 27/11556 (2013.01); H01L 27/11582 (2013.01) (10) Patent No.: US 11,637,119 B2

(45) **Date of Patent:** *Apr. 25, 2023

58) Field of Classification Search

CPC H01L 27/11575; H01L 23/562; H01L

27/11548; H01L 27/11556;

(Continued)

(56) References Cited

U.S. PATENT DOCUMENTS

5,915,167 A 6/1999 Leedy

9,230,987 B2 1/2016 Pachamuthu et al.

(Continued)

FOREIGN PATENT DOCUMENTS

WO 2018038785 A1 3/2018

OTHER PUBLICATIONS

USPTO Office Communication, Non-Final Office Action for U.S. Appl. No. 16/876,370, dated Nov. 29, 2021, 16 pages.

(Continued)


Primary Examiner — Thanh T Nguyen

(74) Attorney, Agent, or Firm — The Marbury Law Group PLLC

(57) ABSTRACT

A row of backside support pillar structures is formed through a first-tier alternating stack of first-tier insulating layers and first-tier sacrificial material layers. At least one upper-tier alternating stack can be formed, and memory stack structures can be formed through the alternating stacks. A backside trench can be formed through the alternating stacks selective to the row of backside support pillar structures. The sacrificial material layers are replaced with electrically conductive layers, and the backside trench can be filled with a backside trench fill structure, which includes the row of backside support pillar structures. The row of backside support pillar structures or prevents tilting or collapse of the alternating stacks during replacement of the sacrificial material layers with the electrically conductive layers.

20 Claims, 102 Drawing Sheets



US 11,637,119 B2

Page 2

Related U.S. Application Data

of application No. 16/876,370, filed on May 18, 2020, now Pat. No. 11,398,497.

(51) **Int. Cl. H01L 23/00** (2006.01) **H01L 27/11582** (2017.01) **H01L 27/11529** (2017.01)

(58) Field of Classification Search

CPC H01L 27/11582; H01L 27/11519; H01L 27/11565; H01L 27/11529

See application file for complete search history.

(56) References Cited

U.S. PATENT DOCUMENTS

9,412,749	B1	8/2016	Shimabukuro et al.
9,576,967	B1	2/2017	Kimura et al.
9,659,956	B1	5/2017	Pachamuthu et al.
9,754,963	B1 *	9/2017	Kawamura H01L 27/11565
9,853,038	B1	12/2017	Cui
9,881,929	B1	1/2018	Ravikirthi et al.
9,905,573	B1	2/2018	Mada et al.
9,978,766	B1	5/2018	Hosoda et al.
10,014,316	B2	7/2018	Yu et al.
10,115,632	B1	10/2018	Masamori et al.
10,141,331	B1	11/2018	Susuki et al.
10,256,245	B2	4/2019	Ariyoshi
10,269,820	B1	4/2019	Kaminaga
10,381,434	B1	8/2019	Pachamuthu et al.
10,475,879	B1	11/2019	Pachamuthu et al.
2015/0236038	A1	8/2015	Pachamuthu et al.
2018/0061850	A1	3/2018	Mada et al.

2018/0108671	A1	4/2018	Yu et al.
2018/0130812	A1	5/2018	Hosoda et al.
2018/0261613	A1	9/2018	Ariyoshi
2018/0301374	A1	10/2018	Masamori et al.
2018/0342531	A1	11/2018	Susuki et al.
2019/0229125	A1	7/2019	Zhou et al.
2021/0358936	A1*	11/2021	Takuma H01L 23/562
2021/0358937	A1*	11/2021	Yamaguchi H01L 27/11565
2021/0358941	A1*	11/2021	Kaiiwara H01L 21/76877

OTHER PUBLICATIONS

Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority for International Patent Application No. PCTUS2021/012542, dated Apr. 26, 2021, 9 pages.

U.S. Appl. No. 16/276,952, filed Feb. 15, 2019, SanDisk Technologies LLC.

U.S. Appl. No. 16/276,996, filed Feb. 15, 2019, SanDisk Technologies LLC.

U.S. Appl. No. 16/284,240, filed Feb. 25, 2019, SanDisk Technologies LLC.

U.S. Appl. No. 16/361,773, filed Mar. 22, 2019, SanDisk Technologies LLC.


U.S. Appl. No. 16/368,007, filed Mar. 28, 2019, SanDisk Technologies LLC.

U.S. Appl. No. 16/692,027, filed Nov. 22, 2019, SanDisk Technologies LLC.

U.S. Appl. No. 16/876,370, filed May 18, 2020, SanDisk Technologies LLC.

U.S. Appl. No. 17/036,070, filed Sep. 29, 2020, SanDisk Technologies LLC.

* cited by examiner



<u>Е</u>




FIG. 2





FIG. 3A






FIG. 3D




FIG. 30




FIG. 4








FIG. 5A





Apr. 25, 2023









FIG. 7A






FIG. 7D




FIG. 70





FIG. 8A






FIG. 8D









FIG. 80

















FIG. 10D






FIG. 10(








FIG. 11D






FIG. 110








FIG. 12D




FIG. 120





FIG. 13A






FIG. 13D




FIG. 130





FIG. 14A






FIG. 14D








FIG. 140












FIG. 15F









FIG. 151
















FIG. 20A





US 11,637,119 B2



Apr. 25, 2023




FIG. 2





FIG. 22/






FIG. 220




FIG. 23





FIG. 24A






FIG. 240





FIG. 25A








FIG. 25C











FIG. 26C













FIG. 27C













FIG. 28C











FIG. 290







FIG. 30A










FIG. 30C
















FIG. 33



















FIG. 3,




























hd1

















1

THREE-DIMENSIONAL MEMORY DEVICE CONTAINING AUXILIARY SUPPORT PILLAR STRUCTURES AND METHOD OF MAKING THE SAME

RELATED APPLICATIONS

This application is a continuation-in-part (CIP) application of U.S. application Ser. No. 17/036,070 filed on Sep. 20, 2020, which is a continuation-in-part application of U.S. application Ser. No. 16/876,370 filed on May 18, 2020, the entire contents of which are incorporated herein in their entirety.

FIELD

The present disclosure relates generally to the field of semiconductor devices and specifically to a three-dimensional memory device containing various support pillar structures and methods of making the same.

BACKGROUND

Recently, ultra-high-density storage devices employing three-dimensional (3D) memory stack structures have been 25 proposed. Such memory stack structures can employ an architecture known as Bit Cost Scalable (BiCS) architecture. For example, a 3D NAND stacked memory device can be formed from an array of an alternating stack of insulating materials and spacer material layers that are formed as 30 electrically conductive layer or replaced with electrically conductive layers. Memory openings are formed through the alternating stack, and are filled with memory stack structures, each of which includes a vertical stack of memory elements and a vertical semiconductor channel.

SUMMARY

According to an aspect of the present disclosure, a threedimensional memory device is provided, which comprises: 40 first and second alternating stacks of insulating layers and electrically conductive layers located over a substrate, a backside trench located between the first and second alternating stacks and laterally extending along a first horizontal direction, memory openings vertically extending through a 45 respective one of the first and second alternating stacks, memory opening fill structures located within the memory openings, wherein each of the memory opening fill structures comprises a memory film and a vertical semiconductor channel, and a backside trench fill structure located in the 50 backside trench and comprising a row of backside support pillar structures and contacting first portions of a top surface of the substrate, and a backside contact via structure contacting second portions of the top surface of the substrate.

According to another aspect of the present disclosure, a 55 three-dimensional memory device comprises a first-tier structure located over a substrate and comprising a first alternating stack of first insulating layers and first electrically conductive layers and comprising a first retro-stepped dielectric material portion overlying, and contacting, first 60 stepped surfaces of the first alternating stack, a second-tier structure located over the first-tier structure and comprising a second alternating stack of second insulating layers and second electrically conductive layers and comprising a second retro-stepped dielectric material portion overlying, and 65 contacting, second stepped surfaces of the second alternating stack, memory stack structures vertically extending

2

through the first alternating stack and the second alternating stack, wherein each of the memory stack structures comprises a memory film and a vertical semiconductor channel, primary support pillar structures, wherein a portion of the primary support pillar structures vertically extend through the second retro-stepped dielectric material portion, the first alternating stack and the second alternating stack, and additional support pillar structures located below a horizontal plane including a bottommost surface of the second alternating stack.

According to another aspect of the present disclosure, a method of forming a three-dimensional memory device is provided, which comprises: forming a first-tier alternating stack of first insulating layers and first sacrificial material 15 layers over a substrate, forming a row of backside support openings through the first-tier alternating stack, forming a row of support via structures in the row of backside support openings, forming a second-tier alternating stack of second insulating layers and second sacrificial material layers over the first-tier alternating stack, forming memory openings through the second-tier alternating stack and the first-tier alternating stack, forming memory opening fill structures in the memory openings, wherein each of the memory opening fill structures comprises a vertical semiconductor channel and a memory film, forming a backside trench through the second-tier alternating stack and the first-tier alternating stack selective to the row of support via structures, and replacing the first sacrificial material layers and the second sacrificial material layers with first electrically conductive layers and second electrically conductive layers, respectively, while the row of support via structures is present within the backside trench.

According to an aspect of the present disclosure, a threedimensional memory device comprises first and second alternating stacks of insulating layers and electrically conductive layers located over a substrate, a backside trench separating the first and the second alternating stacks, the backside trench laterally extends along a first horizontal direction, an array of memory openings vertically extending through the first and the second alternating stacks in a memory array region in which each layer of the at least one alternating stack is present, an array of memory opening fill structures located within the array of memory openings, wherein each of the memory opening fill structures comprises a memory film and a vertical semiconductor channel, an array of support pillar structures vertically extending through the first and second alternating stacks in a contact region in which the electrically conductive layers have variable lateral extents that decrease with a vertical distance from the substrate, and a backside trench fill structure located in the backside trench and contacting a first subset of the support pillar structures.

According to another aspect of the present disclosure, a method of forming a three-dimensional memory device is provided, which comprises: forming at least one alternating stack of insulating layers and sacrificial material layers over a substrate; forming an array of memory openings through the at least one alternating stack in a memory array region in which each layer of the at least one alternating stack is present; forming an array of memory opening fill structures in the array of memory openings; forming an array of support pillar structures through the alternating stack in a contact region in which the sacrificial material layers have variable lateral extents that decrease with a vertical distance from the substrate; forming backside trenches through the alternating stack by performing an anisotropic etch process, wherein the anisotropic etch process etches peripheral por-

tions of a first subset of the array of support pillar structures; and replacing the sacrificial material layers with electrically conductive layers.

According to an aspect of the present disclosure, a threedimensional memory device comprises first and second 5 alternating stacks of insulating layers and electrically conductive layers located over a substrate, a backside trench separating the first and the second alternating stacks, the backside trench laterally extends along a first horizontal direction, an array of memory openings vertically extending 10 through the first and the second alternating stacks in a memory array region in which each layer of the at least one alternating stack is present, an array of memory opening fill structures located within the array of memory openings, wherein each of the memory opening fill structures com- 15 prises a memory film and a vertical semiconductor channel, an array of support pillar structures vertically extending through the first and second alternating stacks in a contact region in which the electrically conductive layers have variable lateral extents that decrease with a vertical distance 20 from the substrate, and a backside trench fill structure located in the backside trench. A first subset of the support pillar structures consists essentially of a dielectric material, a second subset of the support pillar structures comprises a same set of materials as the memory opening fill structures, 25 and the first subset of the support pillar structures is located closer to the backside trench fill structure than the second subset of the support pillar structures.

According to an aspect of the present disclosure, a threedimensional memory device is provided, which comprises: 30 a first-tier structure located over a substrate and comprising a first alternating stack of first insulating layers and first electrically conductive layers and comprising a first retrostepped dielectric material portion overlying, and contacting, first stepped surfaces of the first alternating stack; a 35 exemplary structure after formation of an optional pedestal second-tier structure located over the first-tier structure and comprising a second alternating stack of second insulating layers and second electrically conductive layers and comprising a second retro-stepped dielectric material portion second alternating stack; memory stack structures vertically extending through the first alternating stack and the second alternating stack, wherein each of the memory stack structures comprises a memory film and a vertical semiconductor channel; primary support pillar structures, wherein a portion 45 of the primary support pillar structures vertically extend through the second retro-stepped dielectric material portion, the first alternating stack and the second alternating stack; and auxiliary support pillar structures vertically extending through the first alternating stack, underlying the second 50 FIG. 5B. stepped surfaces, and located below a horizontal plane including a bottommost surface of the second alternating

According to another aspect of the present disclosure, a method of forming a three-dimensional memory device is 55 provided, which comprises: forming a first-tier structure located over a substrate, wherein the first-tier structure comprises a first alternating stack of first insulating layers and first sacrificial material layers and a first retro-stepped dielectric material portion overlying, and contacting, first 60 stepped surfaces of the first alternating stack; forming auxiliary support pillar structures through the first-tier structure; forming a second-tier structure over the first-tier structure, wherein the second-tier structure comprises a second alternating stack of second insulating layers and second sacrifi- 65 cial material layers; forming primary support pillar structures and memory stack structures through the second-tier

structure and the first-tier structure while the auxiliary support pillar structures remain covered with the second alternating stack; and replacing the first sacrificial material layers and the second sacrificial material layers with first electrically conductive layers and second electrically conductive layers, respectively.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a vertical cross-sectional view of a first exemplary structure after formation of a first alternating stack of first insulting layers and first sacrificial material layers according to the first embodiment of the present disclosure.

FIG. 2 is a vertical cross-sectional view of the first exemplary structure after patterning of first stepped surfaces on the first alternating stack and formation of a first retrostepped dielectric material portion according to an embodiment of the present disclosure.

FIG. 3A is a vertical cross-sectional view of the first exemplary structure after formation of first-tier memory openings, first-tier support openings, and auxiliary support openings according to an embodiment of the present disclo-

FIG. 3B is a horizontal cross-sectional view of the first exemplary structure along the horizontal plane B-B' in FIG. **3**A. The hinged vertical plane A-A' corresponds to the plane of the vertical cross-sectional view of FIG. 3A.

FIG. 3C is a vertical cross-sectional view of the first exemplary structure along the hinged vertical plane C-C' of

FIG. 3D is a vertical cross-sectional view of the first exemplary structure along the hinged vertical plane D-D' of FIG. 3B.

FIG. 4 is a vertical cross-sectional view of the first channel portion in each of the first-tier memory openings, first-tier support openings, and auxiliary support openings according to an embodiment of the present disclosure.

FIG. 5A is a vertical cross-sectional view of the first overlying, and contacting, second stepped surfaces of the 40 exemplary structure after formation of first-tier sacrificial memory opening fill structures, first-tier sacrificial support structures, and auxiliary support pillar structures according to an embodiment of the present disclosure.

> FIG. 5B is a horizontal cross-sectional view of the first exemplary structure along the horizontal plane B-B' in FIG. **5**A. The hinged vertical plane A-A' corresponds to the plane of the vertical cross-sectional view of FIG. 5A.

> FIG. 5C is a vertical cross-sectional view of the first exemplary structure along the hinged vertical plane C-C' of

> FIG. 5D is a vertical cross-sectional view of the first exemplary structure along the hinged vertical plane D-D' of FIG. **5**B.

> FIG. 6 is a vertical cross-sectional view of the first exemplary structure after formation of a second alternating stack of second insulating layers and second sacrificial material layers, a second-tier retro-stepped dielectric material portion, and a second insulating cap layer according to an embodiment of the present disclosure.

> FIG. 7A is a vertical cross-sectional view of the first exemplary structure after formation of second-tier memory openings and second-tier support openings according to an embodiment of the present disclosure.

> FIG. 7B is a horizontal cross-sectional view of the first exemplary structure along the horizontal plane B-B' in FIG. 7A. The hinged vertical plane A-A' corresponds to the plane of the vertical cross-sectional view of FIG. 7A.

FIG. 7C is a vertical cross-sectional view of the first exemplary structure along the hinged vertical plane C-C' of

FIG. 7D is a vertical cross-sectional view of the first exemplary structure along the hinged vertical plane D-D' of 5 FIG. 7B.

FIG. 8A is a vertical cross-sectional view of the first exemplary structure after formation of inter-tier memory openings and inter-tier support openings according to an embodiment of the present disclosure.

FIG. 8B is a horizontal cross-sectional view of the first exemplary structure along the horizontal plane B-B' in FIG. **8**A. The hinged vertical plane A-A' corresponds to the plane of the vertical cross-sectional view of FIG. 8A.

FIG. 8C is a vertical cross-sectional view of the first 15 exemplary structure along the hinged vertical plane C-C' of

FIG. 8D is a vertical cross-sectional view of the first exemplary structure along the hinged vertical plane D-D' of FIG. 8B.

FIGS. 9A-9H are sequential vertical cross-sectional views of an inter-tier memory opening during formation of a memory opening fill structure according to an embodiment of the present disclosure.

FIG. 10A is a vertical cross-sectional view of the first 25 exemplary structure after formation of memory opening fill structures and primary support pillar structures according to an embodiment of the present disclosure.

FIG. 10B is a horizontal cross-sectional view of the first exemplary structure along the horizontal plane B-B' in FIG. 30 **10**A. The hinged vertical plane A-A' corresponds to the plane of the vertical cross-sectional view of FIG. 10A.

FIG. 10C is a vertical cross-sectional view of the first exemplary structure along the hinged vertical plane C-C' of FIG. 10B.

FIG. 10D is a vertical cross-sectional view of the first exemplary structure along the hinged vertical plane D-D' of

FIG. 11A is a vertical cross-sectional view of the first source regions according to an embodiment of the present disclosure.

FIG. 11B is a horizontal cross-sectional view of the first exemplary structure along the horizontal plane B-B' in FIG. 11A. The hinged vertical plane A-A' corresponds to the 45 plane of the vertical cross-sectional view of FIG. 11A.

FIG. 11C is a vertical cross-sectional view of the first exemplary structure along the hinged vertical plane C-C' of

FIG. 11D is a vertical cross-sectional view of the first 50 exemplary structure along the hinged vertical plane D-D' of FIG. 11B.

FIG. 12A is a vertical cross-sectional view of the first exemplary structure after formation of backside recesses according to an embodiment of the present disclosure.

FIG. 12B is a horizontal cross-sectional view of the first exemplary structure along the horizontal plane B-B' in FIG. **12**A. The hinged vertical plane A-A' corresponds to the plane of the vertical cross-sectional view of FIG. 12A.

exemplary structure along the hinged vertical plane C-C' of

FIG. 12D is a vertical cross-sectional view of the first exemplary structure along the hinged vertical plane D-D' of

FIG. 13A is a vertical cross-sectional view of the first exemplary structure after replacement of sacrificial material 6

layers with electrically conductive according to an embodiment of the present disclosure.

FIG. 13B is a horizontal cross-sectional view of the first exemplary structure along the horizontal plane B-B' in FIG. 13A. The hinged vertical plane A-A' corresponds to the plane of the vertical cross-sectional view of FIG. 13A.

FIG. 13C is a vertical cross-sectional view of the first exemplary structure along the hinged vertical plane C-C' of FIG. 13B.

FIG. 13D is a vertical cross-sectional view of the first exemplary structure along the hinged vertical plane D-D' of

FIG. 14A is a vertical cross-sectional view of the first exemplary structure after formation of insulating spacers and backside via structures according to an embodiment of the present disclosure.

FIG. 14B is a horizontal cross-sectional view of the first exemplary structure along the horizontal plane B-B' in FIG. 20 14A. The hinged vertical plane A-A' corresponds to the plane of the vertical cross-sectional view of FIG. 14A.

FIG. 14C is a vertical cross-sectional view of the first exemplary structure along the hinged vertical plane C-C' of FIG. 14B.

FIG. 14D is a vertical cross-sectional view of the first exemplary structure along the hinged vertical plane D-D' of FIG. 14B.

FIG. 15A is a vertical cross-sectional view of the first exemplary structure after formation of drain contact via cavities and word line contact via cavities according to an embodiment of the present disclosure.

FIG. 15B is a horizontal cross-sectional view of the first exemplary structure along the horizontal plane B-B' in FIG. 15A. The hinged vertical plane A-A' corresponds to the 35 plane of the vertical cross-sectional view of FIG. 15A.

FIG. 15C is a vertical cross-sectional view of the first exemplary structure along the hinged vertical plane C-C' of

FIG. 15D is a vertical cross-sectional view of the first exemplary structure after formation of backside trenches and 40 exemplary structure along the hinged vertical plane D-D' of FIG. 15B.

> FIG. 15E is a vertical cross-sectional view of the first exemplary structure along the vertical plane E-E' of FIG.

> FIG. 15F is a vertical cross-sectional view of the first exemplary structure along the vertical plane F-F' of FIG. 15B.

> FIG. 16 is a vertical cross-sectional view of the first exemplary structure after formation of bit-line-level metal interconnect structures according to an embodiment of the present disclosure.

FIG. 17A is a top-down view of a second exemplary structure including a first-tier structure, a second-tier structure, and a third-tier structure according to a second embodi-55 ment of the present disclosure.

FIG. 17B is a vertical cross-sectional view of the second exemplary structure along the hinged vertical plane B-B' of FIG. 17A.

FIG. 17C is a vertical cross-sectional view of the second FIG. 12C is a vertical cross-sectional view of the first 60 exemplary structure along the hinged vertical plane C-C' of FIG. 17B.

> FIG. 17D is a vertical cross-sectional view of the second exemplary structure along the hinged vertical plane D-D' of FIG. 17B.

> FIG. 18 is a top-down view of the third exemplary structure of the third exemplary structure of the third embodiment of the present disclosure.

FIG. 19 is a vertical cross-sectional view of a primary support pillar structure of the third exemplary structure of the third embodiment of the present disclosure.

FIG. **20**A is a vertical cross-sectional view of a fourth exemplary structure after formation of a first alternating 5 stack of first insulting layers and first sacrificial material layers, a first retro-stepped dielectric material portion, first-tier memory openings, and first-tier support openings according to a fourth embodiment of the present disclosure.

FIG. **20**B is a horizontal cross-sectional view of the fourth 10 exemplary structure along the horizontal plane B-B' in FIG. **20**A. The hinged vertical plane A-A' corresponds to the plane of the vertical cross-sectional view of FIG. **20**A.

FIG. **20**C is a vertical cross-sectional view of the fourth exemplary structure along the hinged vertical plane C-C' of 15 FIG. **20**B.

FIG. 21 is a vertical cross-sectional view of the fourth exemplary structure after formation of an optional pedestal channel portion in each of the first-tier memory openings and first-tier support openings according to the fourth 20 embodiment of the present disclosure.

FIG. 22A is a vertical cross-sectional view of the fourth exemplary structure after formation of first-tier sacrificial memory opening fill structures and first-tier sacrificial support structures according to the fourth embodiment of the 25 present disclosure.

FIG. 22B is a horizontal cross-sectional view of the fourth exemplary structure along the horizontal plane B-B' in FIG. 22A. The hinged vertical plane A-A' corresponds to the plane of the vertical cross-sectional view of FIG. 22A.

FIG. 22C is a vertical cross-sectional view of the fourth exemplary structure along the hinged vertical plane C-C' of FIG. 22B.

FIG. 23 is a vertical cross-sectional view of the fourth exemplary structure after formation of a second alternating stack of second insulating layers and second sacrificial material layers, a second-tier retro-stepped dielectric material portion, and a second insulating cap layer according to the fourth embodiment of the present disclosure.

FIG. **24**A is a vertical cross-sectional view of the fourth 40 exemplary structure after formation of second-tier memory openings and second-tier support openings according to the fourth embodiment of the present disclosure.

FIG. **24**B is a horizontal cross-sectional view of the fourth exemplary structure along the horizontal plane B-B' in FIG. 45 **24**A. The hinged vertical plane A-A' corresponds to the plane of the vertical cross-sectional view of FIG. **24**A.

FIG. 24C is a vertical cross-sectional view of the fourth exemplary structure along the hinged vertical plane C-C' of FIG. 24B.

FIG. **25**A is a vertical cross-sectional view of the fourth exemplary structure after formation of inter-tier memory openings and inter-tier support openings according to the fourth embodiment of the present disclosure.

FIG. **25**B is a horizontal cross-sectional view of the fourth 55 exemplary structure along the horizontal plane B-B' in FIG. **25**A. The hinged vertical plane A-A' corresponds to the plane of the vertical cross-sectional view of FIG. **25**A.

FIG. **25**C is a vertical cross-sectional view of the fourth exemplary structure along the hinged vertical plane C-C' of 60 FIG. **25**B.

FIG. **26**A is a vertical cross-sectional view of the fourth exemplary structure after formation of memory opening fill structures and primary support pillar structures according to the fourth embodiment of the present disclosure.

FIG. **26**B is a horizontal cross-sectional view of the fourth exemplary structure along the horizontal plane B-B' in FIG.

8

26A. The hinged vertical plane A-A' corresponds to the plane of the vertical cross-sectional view of FIG. **26**A.

FIG. **26**C is a vertical cross-sectional view of the fourth exemplary structure along the hinged vertical plane C-C' of FIG. **26**B.

FIG. 26D is a vertical cross-sectional view of an inter-tier memory opening after formation of a memory opening fill structure at the processing steps of FIGS. 26A-26C according to the fourth embodiment of the present disclosure.

FIG. 27A is a vertical cross-sectional view of the fourth exemplary structure after formation of backside trenches and source regions according to the fourth embodiment of the present disclosure.

FIG. 27B is a horizontal cross-sectional view of the fourth exemplary structure along the horizontal plane B-B' in FIG. 27A. The hinged vertical plane A-A' corresponds to the plane of the vertical cross-sectional view of FIG. 27A.

FIG. **27**C is a vertical cross-sectional view of the fourth exemplary structure along the hinged vertical plane C-C' of FIG. **27**B.

FIG. 27D is a vertical cross-sectional view of a region including a support pillar structure and a backside trench at the processing steps of FIGS. 27A-27C according to the fourth embodiment of the present disclosure.

FIG. **28**A is a vertical cross-sectional view of the fourth exemplary structure after formation of backside recesses according to the fourth embodiment of the present disclosure.

FIG. **28**B is a horizontal cross-sectional view of the fourth exemplary structure along the horizontal plane B-B' in FIG. **28**A. The hinged vertical plane A-A' corresponds to the plane of the vertical cross-sectional view of FIG. **28**A.

FIG. **28**C is a vertical cross-sectional view of the fourth exemplary structure along the hinged vertical plane C-C' of FIG. **28**B.

FIG. 28D is a vertical cross-sectional view of a region including a support pillar structure and a backside trench at the processing steps of FIGS. 28A-28C according to the fourth embodiment of the present disclosure.

FIG. **29**A is a vertical cross-sectional view of the fourth exemplary structure after replacement of sacrificial material layers with electrically conductive according to the fourth embodiment of the present disclosure.

FIG. **29**B is a horizontal cross-sectional view of the fourth exemplary structure along the horizontal plane B-B' in FIG. **29**A. The hinged vertical plane A-A' corresponds to the plane of the vertical cross-sectional view of FIG. **29**A.

FIG. 29C is a vertical cross-sectional view of the fourth exemplary structure along the hinged vertical plane C-C' of 50 FIG. 29B.

FIG. **29**D is a vertical cross-sectional view of a region including a support pillar structure and a backside trench at the processing steps of FIGS. **29**A-**29**C according to the fourth embodiment of the present disclosure.

FIG. **30**A is a vertical cross-sectional view of the fourth exemplary structure after formation of insulating spacers and backside contact via structures according to the fourth embodiment of the present disclosure.

FIG. 30B is a horizontal cross-sectional view of the fourth exemplary structure along the horizontal plane B-B' in FIG. 30A. The hinged vertical plane A-A' corresponds to the plane of the vertical cross-sectional view of FIG. 30A.

FIG. **30**C is a vertical cross-sectional view of the fourth exemplary structure along the hinged vertical plane C-C' of FIG. **30**B.

FIG. 30D is a vertical cross-sectional view of a region including a support pillar structure and a backside trench at

the processing steps of FIGS. 30A-30C according to the fourth embodiment of the present disclosure.

FIG. 31A is a vertical cross-sectional view of the fourth exemplary structure after formation of drain contact via structures and word line contact via structures according to 5 the fourth embodiment of the present disclosure.

FIG. 31B is a horizontal cross-sectional view of the fourth exemplary structure along the horizontal plane B-B' in FIG. 31A. The hinged vertical plane A-A' corresponds to the plane of the vertical cross-sectional view of FIG. 31A.

FIG. 32 is a vertical cross-sectional view of a region including a support pillar structure and a backside trench fill structure in an alternative configuration of the fourth exemplary structure according to the fourth embodiment of the present disclosure.

FIG. 33 is a vertical cross-sectional view of a fifth exemplary structure after formation of a first-tier alternating stack of first insulating layers and first sacrificial material layers according to a fifth embodiment of the present disclosure.

FIG. **34**A is a vertical cross-sectional view of the fifth exemplary structure after formation of first-tier memory openings and backside support openings according to the fifth embodiment of the present disclosure.

FIG. 34B is a top-down view of the fifth exemplary structure of FIG. 34A. The hinged vertical cross-sectional plane A-A' is the plane of the vertical cross-sectional view of FIG. 34A.

FIG. **35** is a vertical cross-sectional view of the fifth 30 exemplary structure after formation of pedestal channel portions and backside epitaxial pedestal structures according to the fifth embodiment of the present disclosure.

FIG. **36** is a vertical cross-sectional view of the fifth exemplary structure after widening upper portions of the 35 first-tier memory openings and the backside support openings according to the fifth embodiment of the present disclosure.

FIG. 37 is a vertical cross-sectional view of the fifth exemplary structure after formation of support via structures 40 and first-tier sacrificial memory opening fill structures according to the fifth embodiment of the present disclosure.

FIG. 38 is vertical cross-sectional view of the fifth exemplary structure after formation of a second-tier alternating stack of second insulating layers and second sacrificial material layers according to the fifth embodiment of the present disclosure.

FIG. **39**A is a vertical cross-sectional view of the fifth exemplary structure after formation of second-tier memory openings according to the fifth embodiment of the present 50 disclosure.

FIG. **39**B is a top-down view of the fifth exemplary structure of FIG. **39**A. The hinged vertical cross-sectional plane A-A' is the plane of the vertical cross-sectional view of FIG. **39**A.

FIG. **40** is a vertical cross-sectional view of the fifth exemplary structure after formation of inter-tier memory openings according to the fifth embodiment of the present disclosure

FIG. **41** is a vertical cross-sectional view of the fifth 60 exemplary structure after formation of memory opening fill structures according to the fifth embodiment of the present disclosure.

FIG. 42 is a vertical cross-sectional view of the fifth exemplary structure after formation of a contact-level 65 dielectric layer according to the fifth embodiment of the present disclosure.

FIG. **43**A is a vertical cross-sectional view of the fifth exemplary structure after formation of backside trenches according to the fifth embodiment of the present disclosure.

FIG. **43**B is a top-down view of the fifth exemplary structure of FIG. **43**A. The hinged vertical cross-sectional plane A-A' is the plane of the vertical cross-sectional view of FIG. **43**A.

FIG. 44 is a vertical cross-sectional view of the fifth exemplary structure after formation of backside recesses according to the fifth embodiment of the present disclosure.

FIG. **45** is a vertical cross-sectional view of the fifth exemplary structure after formation of dielectric oxide liners according to the fifth embodiment of the present disclosure.

FIG. **46** is a vertical cross-sectional view of the fifth exemplary structure after formation of electrically conductive layers according to the fifth embodiment of the present disclosure.

FIG. 47 is a vertical cross-sectional view of the fifth exemplary structure after removal of a continuous electrically conductive layer from inside the backside trenches and from above the alternating stacks according to the fifth embodiment of the present disclosure.

FIG. **48**A is a vertical cross-sectional view of the fifth exemplary structure after formation of backside trench fill structures according to the fifth embodiment of the present disclosure.

FIG. **48**B is a top-down view of the fifth exemplary structure of FIG. **48**A. The hinged vertical cross-sectional plane A-A' is the plane of the vertical cross-sectional view of FIG. **48**A.

FIG. **49** is a vertical cross-sectional view of an alternative embodiment of the fifth exemplary structure according to the fifth embodiment of the present disclosure.

DETAILED DESCRIPTION

As discussed above, the embodiments of the present disclosure are directed to a three-dimensional memory device containing various support pillar structures, such as support pillar structures contacting backside trench fill structures and methods of making the same, the various aspects of which are described herein in detail.

The drawings are not drawn to scale. Multiple instances of an element may be duplicated where a single instance of the element is illustrated, unless absence of duplication of elements is expressly described or clearly indicated otherwise. Ordinals such as "first," "second," and "third" are employed merely to identify similar elements, and different ordinals may be employed across the specification and the claims of the instant disclosure. The term "at least one" element refers to all possibilities including the possibility of a single element and the possibility of multiple elements.

The same reference numerals refer to the same element or similar element. Unless otherwise indicated, elements having the same reference numerals are presumed to have the same composition and the same function. Unless otherwise indicated, a "contact" between elements refers to a direct contact between elements that provides an edge or a surface shared by the elements. If two or more elements are not in direct contact with each other or among one another, the two elements are "disjoined from" each other or "disjoined among" one another. As used herein, a first element located "on" a second element can be located on the exterior side of the second element. As used herein, a first element is located "directly on" a second element if there exist a physical contact between a surface of the first element and a surface

of the second element. As used herein, a first element is "electrically connected to" a second element if there exists a conductive path consisting of at least one conductive material between the first element and the second element. As used herein, a "prototype" structure or an "in-process" structure refers to a transient structure that is subsequently modified in the shape or composition of at least one component therein.

11

As used herein, a "layer" refers to a material portion including a region having a thickness. A layer may extend 10 over the entirety of an underlying or overlying structure, or may have an extent less than the extent of an underlying or overlying structure. Further, a layer may be a region of a homogeneous or inhomogeneous continuous structure that has a thickness less than the thickness of the continuous structure. For example, a layer may be located between any pair of horizontal planes between, or at, a top surface and a bottom surface of the continuous structure. A layer may extend horizontally, vertically, and/or along a tapered surface. A substrate may be a layer, may include one or more 20 layers therein, or may have one or more layer thereupon, thereabove, and/or therebelow.

As used herein, a first surface and a second surface are "vertically coincident" with each other if the second surface overlies or underlies the first surface and there exists a 25 vertical plane or a substantially vertical plane that includes the first surface and the second surface. A substantially vertical plane is a plane that extends straight along a direction that deviates from a vertical direction by an angle less than 5 degrees. A vertical plane or a substantially vertical plane is straight along a vertical direction or a substantially vertical direction, and may, or may not, include a curvature along a direction that is perpendicular to the vertical direction or the substantially vertical direction.

A monolithic three-dimensional memory array is a 35 alloy). memory array in which multiple memory levels are formed above a single substrate, such as a semiconductor wafer, with no intervening substrates. The term "monolithic" means that layers of each level of the array are directly deposited on the layers of each underlying level of the array. 40 In contrast, two dimensional arrays may be formed separately and then packaged together to form a non-monolithic memory device. For example, non-monolithic stacked memories have been constructed by forming memory levels on separate substrates and vertically stacking the memory 45 levels, as described in U.S. Pat. No. 5,915,167 titled "Threedimensional Structure Memory." The substrates may be thinned or removed from the memory levels before bonding, but as the memory levels are initially formed over separate substrates, such memories are not true monolithic three- 50 dimensional memory arrays. The various three-dimensional memory devices of the present disclosure include a monolithic three-dimensional NAND string memory device, and can be fabricated employing the various embodiments described herein.

Generally, a semiconductor package (or a "package") refers to a unit semiconductor device that can be attached to a circuit board through a set of pins or solder balls. A semiconductor package may include a semiconductor chip (or a "chip") or a plurality of semiconductor chips that are 60 bonded thereamongst, for example, by flip-chip bonding or another chip-to-chip bonding. A package or a chip may include a single semiconductor die (or a "die") or a plurality of semiconductor dies. A die is the smallest unit that can independently execute external commands or report status. 65 Typically, a package or a chip with multiple dies is capable of simultaneously executing as many number of external

12

commands as the total number of planes therein. Each die includes one or more planes. Identical concurrent operations can be executed in each plane within a same die, although there may be some restrictions. In case a die is a memory die, i.e., a die including memory elements, concurrent read operations, concurrent write operations, or concurrent erase operations can be performed in each plane within a same memory die. In a memory die, each plane contains a number of memory blocks (or "blocks"), which are the smallest unit that can be erased by in a single erase operation. Each memory block contains a number of pages, which are the smallest units that can be selected for programming. A page is also the smallest unit that can be selected to a read operation.

Referring to FIG. 1, a first exemplary structure according to a first embodiment of the present disclosure is illustrated. The first exemplary structure includes a substrate 8 containing a semiconductor material layer 9 at least at an upper portion thereof. In one embodiment, the semiconductor material layer 9 may be a single crystalline semiconductor material layer or a doped well in a semiconductor substrate, such as a silicon wafer. In another embodiment, the substrate 8 may include a substrate semiconductor layer (not shown) with semiconductor devices (not shown) thereupon, and lower-level dielectric material layers (not shown) embedding lower-level metal interconnect structures (not shown) and located above the semiconductor devices. In this case, the semiconductor material layer 9 may be formed over the lower-level dielectric material layers. The semiconductor material layer 9 may have a doping of a first conductivity type, which may be p-type or n-type. The semiconductor material layer 9 may include a single crystalline semiconductor material or a polycrystalline semiconductor material (such as polysilicon or a polycrystalline silicon-germanium

As used herein, a "semiconducting material" refers to a material having electrical conductivity in the range from 1.0×10^{-6} S/cm to 1.0×10^{5} S/cm. As used herein, a "semiconductor material" refers to a material having electrical conductivity in the range from 1.0×10^{-6} S/cm to 1.0×10^{5} S/cm in the absence of electrical dopants therein, and is capable of producing a doped material having electrical conductivity in a range from 1.0 S/cm to 1.0×10^5 S/cm upon suitable doping with an electrical dopant. As used herein, an "electrical dopant" refers to a p-type dopant that adds a hole to a valence band within a band structure, or an n-type dopant that adds an electron to a conduction band within a band structure. As used herein, a "conductive material" refers to a material having electrical conductivity greater than 1.0×10⁵ S/cm. As used herein, an "insulator material" or a "dielectric material" refers to a material having electrical conductivity less than 1.0×10⁻⁶ S/cm. As used herein, a "heavily doped semiconductor material" refers to a semiconductor material that is doped with electrical dopant at a sufficiently high atomic concentration to become a conductive material either as formed as a crystalline material or if converted into a crystalline material through an anneal process (for example, from an initial amorphous state), i.e., to have electrical conductivity greater than 1.0×10^5 S/cm. A "doped semiconductor material" may be a heavily doped semiconductor material, or may be a semiconductor material that includes electrical dopants (i.e., p-type dopants and/or n-type dopants) at a concentration that provides electrical conductivity in the range from 1.0×10^{-6} S/cm to 1.0×10^{5} S/cm. An "intrinsic semiconductor material" refers to a semiconductor material that is not doped with electrical dopants. Thus, a semiconductor material may be semicon-

ducting or conductive, and may be an intrinsic semiconductor material or a doped semiconductor material. A doped semiconductor material can be semiconducting or conductive depending on the atomic concentration of electrical dopants therein. As used herein, a "metallic material" refers to a conductive material including at least one metallic element therein. All measurements for electrical conductivities are made at the standard condition.

An alternating stack of first material layers and second material layers is subsequently formed. Each first material 10 layer can include a first material, and each second material layer can include a second material that is different from the first material. In case at least another alternating stack of material layers is subsequently formed over the alternating stack of the first material layers and the second material 15 layers, the alternating stack is herein referred to as a first alternating stack. The level of the first alternating stack is herein referred to as a first-tier level, and the level of the alternating stack to be subsequently formed immediately above the first-tier level is herein referred to as a second-tier 20 level, etc.

The first alternating stack can include first insulting layers 132 as the first material layers, and first sacrificial material layers 142 as the second material layers. In one embodiment, each first insulating layer 132 can include a first insulating 25 material, and each first sacrificial material layer 142 can include a first sacrificial material. An alternating plurality of first insulating layers 132 and first sacrificial material layers 142 is formed over the semiconductor material layer 9. As used herein, a "sacrificial material" refers to a material that 30 is removed during a subsequent processing step.

As used herein, an alternating stack of first elements and second elements refers to a structure in which instances of the first elements and instances of the second elements alternate. Each instance of the first elements that is not an 35 end element of the alternating plurality is adjoined by two instances of the second elements on both sides, and each instance of the second elements that is not an end element of the alternating plurality is adjoined by two instances of the first elements on both ends. The first elements may have the 40 same thickness thereamongst, or may have different thicknesses. The second elements may have the same thickness thereamongst, or may have different thicknesses. The alternating plurality of first material layers and second material layers may begin with an instance of the first material layers 45 or with an instance of the second material layers, and may end with an instance of the first material layers or with an instance of the second material layers. In one embodiment, an instance of the first elements and an instance of the second elements may form a unit that is repeated with 50 periodicity within the alternating plurality.

The first alternating stack (132, 142) can include first insulating layers 132 composed of the first material, and first sacrificial material layers 142 composed of the second material, which is different from the first material. The first 55 material of the first insulating layers 132 can be at least one insulating material. Insulating materials that can be employed for the first insulating layers 132 include, but are not limited to silicon oxide (including doped or undoped silicate glass), silicon nitride, silicon oxynitride, organosilicate glass (OSG), spin-on dielectric materials, dielectric metal oxides that are commonly known as high dielectric constant (high-k) dielectric oxides (e.g., aluminum oxide, hafnium oxide, etc.) and silicates thereof, dielectric metal oxynitrides and silicates thereof, and organic insulating materials. In one embodiment, the first material of the first insulating layers 132 can be silicon oxide.

14

The second material of the first sacrificial material layers 142 is a sacrificial material that can be removed selective to the first material of the first insulating layers 132. As used herein, a removal of a first material is "selective to" a second material if the removal process removes the first material at a rate that is at least twice the rate of removal of the second material. The ratio of the rate of removal of the first material to the rate of removal of the second material is herein referred to as a "selectivity" of the removal process for the first material with respect to the second material.

The first sacrificial material layers 142 may comprise an insulating material, a semiconductor material, or a conductive material. The second material of the first sacrificial material layers 142 can be subsequently replaced with electrically conductive electrodes which can function, for example, as control gate electrodes of a vertical NAND device. In one embodiment, the first sacrificial material layers 142 can be material layers that comprise silicon nitride

In one embodiment, the first insulating layers 132 can include silicon oxide, and sacrificial material layers can include silicon nitride sacrificial material layers. The first material of the first insulating layers 132 can be deposited, for example, by chemical vapor deposition (CVD). For example, if silicon oxide is employed for the first insulating layers 132, tetraethylorthosilicate (TEOS) can be employed as the precursor material for the CVD process. The second material of the first sacrificial material layers 142 can be formed, for example, CVD or atomic layer deposition (ALD).

The thicknesses of the first insulating layers 132 and the first sacrificial material layers 142 can be in a range from 20 nm to 50 nm, although lesser and greater thicknesses can be employed for each first insulating layer 132 and for each first sacrificial material layer 142. The number of repetitions of the pairs of a first insulating layer 132 and a first sacrificial material layer 142 can be in a range from 2 to 1,024, and typically from 8 to 256, although a greater number of repetitions can also be employed. In one embodiment, each first sacrificial material layer 142 in the first alternating stack (132, 142) can have a uniform thickness that is substantially invariant within each respective first sacrificial material layer 142.

A first insulating cap layer 170 is subsequently formed over the stack (132, 142). The first insulating cap layer 170 includes a dielectric material, which can be any dielectric material that can be employed for the first insulating layers 132. In one embodiment, the first insulating cap layer 170 includes the same dielectric material as the first insulating layers 132. The thickness of the first insulating cap layer 170 can be in a range from 20 nm to 300 nm, although lesser and greater thicknesses can also be employed.

Referring to FIG. 2, the first insulating cap layer 170 and the first alternating stack (132, 142) can be patterned to form first stepped surfaces in the contact region 200. The contact region 200 can include a respective first stepped area in which the first stepped surfaces are formed, and a second stepped area in which additional stepped surfaces are to be subsequently formed in a second-tier structure (to be subsequently formed over a first-tier structure) and/or additional tier structures. The first stepped surfaces can be formed, for example, by forming a mask layer with an opening therein, etching a cavity within the levels of the first insulating cap layer 170, and iteratively expanding the etched area and vertically recessing the cavity by etching each pair of a first insulating layer 132 and a first sacrificial material layer 142 located directly underneath the bottom surface of the etched

cavity within the etched area. The first stepped surfaces continuously extend from a bottommost layer within the first alternating stack (132, 142) to a topmost layer within the first alternating stack (132, 142). The cavity overlying the first stepped surfaces is herein referred to as a first stepped 5 cavity.

A dielectric material, such as a silicate glass, can be deposited in the first stepped cavity. The dielectric material is subsequently planarized to provide a planar surface within a horizontal plane including a top surface of the first 10 insulating cap layer. A continuous remaining portion of the dielectric material overlying the first stepped surfaces and filling the first stepped cavity is herein referred to as a first retro-stepped dielectric material portion 165, which comprises, and can consist of, the first silicate glass material. As 15 used herein, a "retro-stepped" element refers to an element that has stepped surfaces and a horizontal cross-sectional area that increases monotonically as a function of a vertical distance from a top surface of a substrate on which the element is present. The first alternating stack (132, 142) and 20 the first retro-stepped dielectric material portion 165 collectively constitute a first-tier structure, which is an in-process structure that is subsequently modified.

An inter-tier dielectric layer 180 may be optionally deposited over the first-tier structure (132, 142, 165, 170). The 25 inter-tier dielectric layer 180 includes a dielectric material such as a silicate glass material. The thickness of the inter-tier dielectric layer 180 can be in a range from 30 nm to 300 nm, although lesser and greater thicknesses can also be employed. In one embodiment, the inter-tier dielectric 30 layer 180 can include a silicate glass that provides a greater etch rate in hydrofluoric acid than undoped silicate glass. For example, the inter-tier dielectric layer 180 can include borosilicate glass.

The combination of all material portions formed over the 35 top surface of the semiconductor material layer 9 and underneath the inter-tier dielectric layer 180 constitutes a first-tier structure (132, 142, 165). The first-tier structure (132, 142, 165) comprises a first alternating stack of first insulating layers 132 and first sacrificial material layers 142 40 and a first retro-stepped dielectric material portion 165 overlying, and contacting, first stepped surfaces of the first alternating stack (132, 142). The first stepped surfaces continuously extend from a bottommost layer within the first alternating stack (132, 142) to a topmost layer within the 45 first alternating stack (132, 142) and contacts vertical surfaces and horizontal bottom surfaces of the first retro-stepped dielectric material portion 165.

Referring to FIGS. 3A-3D, first-tier memory openings 149, first-tier support openings 119, and auxiliary support 50 openings 129 can be formed. Locations of steps S in the first alternating stack (132, 142) are illustrated as dotted lines in FIG. 3B. The first-tier memory openings 149, the first-tier support openings 119 and the auxiliary support openings 129 extend through the first alternating stack (132, 142) at least 55 to a top surface of the semiconductor material layer 9. The first-tier memory openings 149 can be formed in the memory array region 100 at locations at which memory stack structures including vertical stacks of memory elements are to be subsequently formed. The first-tier support 60 openings 119 can be formed in the contact region 200. The first-tier support openings 119 can be formed within a first area of the first stepped surfaces at which the first retrostepped dielectric material portion 165 contacts the first alternating stack (132, 142) and within a second area of the 65 contact region 200 in which second stepped surfaces of a second alternating stack are to be subsequently formed. The

16

second area of the contact region 200 is located between the first area of the word line contact region and the memory array region 100. The auxiliary support openings 129 are formed in the area of the contact region in which the first stepped surfaces are not present. For example, the auxiliary support openings 129 can be formed in the second area of the contact region 200 that is located outside the area (i.e., the first area) in which the first stepped surfaces are present.

For example, a lithographic material stack (not shown) including at least a photoresist layer can be formed over the first insulating cap layer 170 (and the optional inter-tier dielectric layer 180, if present), and can be lithographically patterned to form openings within the lithographic material stack. The pattern in the lithographic material stack can be transferred through the first insulating cap layer 170 (and the optional inter-tier dielectric layer 180), and through the entirety of the first alternating stack (132, 142) by at least one anisotropic etch that employs the patterned lithographic material stack as an etch mask. Portions of the first insulating cap layer 170 (and the optional inter-tier dielectric layer 180), and the first alternating stack (132, 142) underlying the openings in the patterned lithographic material stack are etched to form the first-tier memory openings 149, the first-tier support openings 119, and the auxiliary support openings 129. In other words, the transfer of the pattern in the patterned lithographic material stack through the first insulating cap layer 170 and the first alternating stack (132, 142) forms the first-tier memory openings 149, the first-tier support openings 119, and the auxiliary support openings **129**.

In one embodiment, the chemistry of the anisotropic etch process employed to etch through the materials of the first alternating stack (132, 142) can alternate to optimize etching of the first and second materials in the first alternating stack (132, 142). The anisotropic etch can be, for example, a series of reactive ion etches or a single etch (e.g., CF₄/O₂/Ar etch). The sidewalls of the first-tier memory openings 149, the support openings 119, and the auxiliary support openings 129 can be substantially vertical, or can be tapered. Subsequently, the patterned lithographic material stack can be subsequently removed, for example, by ashing.

Optionally, the portions of the first-tier memory openings 149, the first-tier support openings 119, and the auxiliary support openings 129 at the level of the inter-tier dielectric layer 180 can be laterally expanded by an isotropic etch. For example, if the inter-tier dielectric layer 180 comprises a dielectric material (such as borosilicate glass) having a greater etch rate than the first insulating layers 132 (that can include undoped silicate glass), an isotropic etch (such as a wet etch employing HF) can be employed to expand the lateral dimensions of the first-tier memory openings at the level of the inter-tier dielectric layer 180. The portions of the first-tier memory openings 149 (and the first-tier support openings 119 and the auxiliary support openings 129) located at the level of the inter-tier dielectric layer 180 may be optionally widened to provide a larger landing pad for second-tier memory openings to be subsequently formed through a second alternating stack (to be subsequently formed prior to formation of the second-tier memory openings).

A first subset of the first-tier support openings 119 can be provided within the second area of the contact region 200 (i.e., in a region located between the first stepped surfaces and the memory array region 100 in which the auxiliary support openings 129 are located). A second subset of the first-tier support openings 119 can be provided within the first area of the contact region 200, i.e., the region including

the area of the first stepped surfaces. Thus, there is a higher density of openings (119, 129) in the second area of the contact region 200 than the density of openings (119) in the first area of the contact region 200 because the second area contains the auxiliary support openings 129 in addition to the first subset of the first-tier support openings 119, as shown in FIGS. 3C and 3D, respectively. Each of the first subset of the first-tier support openings 119, the second subset of the first-tier support openings 119, and the auxiliary support openings 129 can be arranged as a respective periodic two-dimensional array having a same first pitch along a first horizontal direction hd1 and having a same second pitch along a second horizontal direction hd2 that is perpendicular to the first horizontal direction hd1. The auxiliary support openings 129 can be laterally offset from 15 the first subset of the first-tier support openings 119 by one half of the second pitch along the second horizontal direction hd2.

Referring to FIG. 4, pedestal channel portions 11 may be optionally formed at the bottom of each of the first-tier 20 memory openings 149, the first-tier support openings 119, and the auxiliary support openings 129. The pedestal channel portions 11 may be formed by a selective semiconductor deposition process that deposits a doped semiconductor material having a doping of a first conductivity type. If the 25 pedestal channel portions 11 are formed, top surfaces of the pedestal channel portions 11 can be formed at, or above, the horizontal plane including the top surface of the bottommost first sacrificial material layer 142 and the horizontal plane including the bottom surface of the first sacrificial material 30 layer 42 that is most proximal to the bottommost first sacrificial material layer 142 (i.e., the second-from-the-bottom second sacrificial material layer 142).

Referring to FIGS. 5A-5D, first-tier sacrificial memory opening fill structures 148 can be formed in the first-tier 35 memory openings 149, first-tier sacrificial support structures 118 can be formed in the first-tier support openings 119, and auxiliary support pillar structures 128 can be formed in the auxiliary support openings 129. For example, a fill material layer including a fill material is deposited in the first-tier 40 memory openings 149, the first-tier support openings 119, and the auxiliary support openings 129. The fill material is employed to form auxiliary support pillar structures 128 in the auxiliary support openings 129, and thus, is herein referred to an auxiliary fill material. The auxiliary fill 45 material layer includes a sacrificial material which can be subsequently removed selective to the materials of the first insulating layers 132 and the first sacrificial material layers **142**. In one embodiment, the auxiliary fill material layer can include a semiconductor material such as amorphous silicon 50 or polysilicon. In one embodiment, the auxiliary fill material layer can have electrical conductivity less than 10 S/m, such as less than 0.1 S/m. In one embodiment, the auxiliary fill material comprises a semiconductor material that is intrinsic or includes dopants at an atomic concentration less than 55 1.0×10^{15} /cm³, such as less than 1.0×10^{13} /cm³. The auxiliary fill material layer may be formed by a conformal deposition method such as low pressure chemical vapor deposition.

Portions of the deposited auxiliary fill material can be removed from above the first insulating cap layer 170 (and 60 the optional inter-tier dielectric layer 180, if present). For example, the auxiliary fill material layer can be recessed to a top surface of the first insulating cap layer 170 (and the optional inter-tier dielectric layer 180) employing a planarization process. The planarization process can include a 65 recess etch, chemical mechanical planarization (CMP), or a combination thereof. The top surface of the first insulating

18

cap layer 170 (and optionally layer 180 if present) can be employed as an etch stop layer or a planarization stop layer. Each remaining portion of the auxiliary fill material in a first-tier memory opening 149 constitutes a first-tier sacrificial memory opening fill structure 148. Each remaining portion of the auxiliary fill material in a first-tier support opening 119 constitutes a first-tier sacrificial support structure 118. Each remaining portion of the auxiliary fill material in an auxiliary support opening 129 constitutes an auxiliary support pillar structure 128. The top surfaces of the first-tier sacrificial memory opening fill structures 148, the first-tier sacrificial support structures 118, and the auxiliary support pillar structures 128 can be coplanar with the top surface of the inter-tier dielectric layer 180 (or the first insulating cap layer **170** if the inter-tier dielectric layer **180** is not present). The first-tier sacrificial memory opening fill structure 148, the first-tier sacrificial support structures 118, and the auxiliary support pillar structures 128 may, or may not, include cavities therein

The auxiliary support pillar structures 128 are formed through the first-tier structure (132, 142, 165) within the second area of the contact region 200, i.e., within a portion of the contact region 200 that does not have any areal overlay with the first stepped surfaces. The auxiliary support pillar structures 128 vertically extend through each layer within the first alternating stack (132, 142), and underlie a horizontal plane including the top surface of the inter-tier dielectric layer 180. In one embodiment, each of the auxiliary support pillar structures 128 can contact each first insulating layer 132 and each first sacrificial material layer 142 within the first alternating stack (132, 142). In one embodiment, the auxiliary support pillar structures 128 do not contact the first retro-stepped dielectric material portion 165.

In one embodiment, the auxiliary support pillar structures 128 are interlaced with the first subset of the first-tier sacrificial support structures 118 located in the first area of the contact region 200 that does not overlap with the first stepped surfaces. A second subset of the first-tier sacrificial support structures 118 is located in the second area of the contact region 200 that overlaps with the area of the first stepped surfaces, and vertically extend through the first stepped surfaces. The first stepped surfaces do not contact any of the auxiliary support pillar structures 128.

In one embodiment, each of the first subset of the first-tier sacrificial support structures 118, the second subset of the first-tier sacrificial support structures 118, and the auxiliary support pillar structures 128 is arranged as a respective periodic two-dimensional array having the first pitch along the first horizontal direction hd1 and having the second pitch along the second horizontal direction hd2. In one embodiment, the auxiliary support pillar structures 128 are laterally offset from the first subset of the first-tier sacrificial support structures 118 by one half of the second pitch along the second horizontal direction hd1. The first-tier sacrificial support structures 118, the first-tier memory opening fill structures 148, and the auxiliary support pillar structures 128 comprise, and/or consist essentially of, the same auxiliary fill material.

Referring to FIG. 6, a second-tier structure can be formed over the first-tier structure (132, 142, 170, 148, 118). The second-tier structure can include an additional alternating stack of insulating layers and sacrificial material layers, which can be sacrificial material layers. For example, a second alternating stack (232, 242) of material layers can be subsequently formed on the top surface of the first alternating stack (132, 142). The second stack (232, 242) includes

an alternating plurality of third material layers and fourth material layers. Each third material layer can include a third material, and each fourth material layer can include a fourth material that is different from the third material. In one embodiment, the third material can be the same as the first material of the first insulating layer 132, and the fourth material can be the same as the second material of the first sacrificial material layers 142.

In one embodiment, the third material layers can be second insulating layers 232 and the fourth material layers can be second sacrificial material layers 242 that provide vertical spacing between each vertically neighboring pair of the second insulating layers 232. In one embodiment, the third material layers and the fourth material layers can be second insulating layers 232 and second sacrificial material 15 layers 242, respectively. The third material of the second insulating layers 232 may be at least one insulating material. The fourth material of the second sacrificial material layers 242 may be a sacrificial material that can be removed selective to the third material of the second insulating layers 20 232. The second sacrificial material layers 242 may comprise an insulating material, a semiconductor material, or a conductive material. The fourth material of the second sacrificial material layers 242 can be subsequently replaced with electrically conductive electrodes which can function, 25 for example, as control gate electrodes of a vertical NAND device.

In one embodiment, each second insulating layer 232 can include a second insulating material, and each second sacrificial material layer 242 can include a second sacrificial 30 material. In this case, the second stack (232, 242) can include an alternating plurality of second insulating layers 232 and second sacrificial material layers 242. The third material of the second insulating layers 232 can be deposited, for example, by chemical vapor deposition (CVD). The 35 fourth material of the second sacrificial material layers 242 can be formed, for example, CVD or atomic layer deposition (ALD)

The third material of the second insulating layers 232 can be at least one insulating material. Insulating materials that 40 can be employed for the second insulating layers 232 can be any material that can be employed for the first insulating layers 132. The fourth material of the second sacrificial material layers 242 is a sacrificial material that can be removed selective to the third material of the second insulating layers 232. Sacrificial materials that can be employed for the second sacrificial material layers 242 can be any material that can be employed for the first sacrificial material layers 142. In one embodiment, the second insulating material can be the same as the first insulating material, and the 50 second sacrificial material can be the same as the first sacrificial material.

The thicknesses of the second insulating layers 232 and the second sacrificial material layers 242 can be in a range from 20 nm to 50 nm, although lesser and greater thicknesses can be employed for each second insulating layer 232 and for each second sacrificial material layer 242. The number of repetitions of the pairs of a second insulating layer 232 and a second sacrificial material layer 242 can be in a range from 2 to 1,024, and typically from 8 to 256, 60 although a greater number of repetitions can also be employed. In one embodiment, each second sacrificial material layer 242 in the second stack (232, 242) can have a uniform thickness that is substantially invariant within each respective second sacrificial material layer 242.

The second alternating stack (232, 242) can be patterned to form second stepped surfaces in the second stepped area

20

within the contact region 200. The second stepped area is more proximal to the memory array region 100 than the first stepped area including the first stepped surfaces is to the memory array region. The second stepped surfaces can be formed, for example, by forming a mask layer with an opening therein, etching a cavity within a topmost second sacrificial material layer 242 and a topmost second insulating layer 232, and iteratively expanding the etched area and vertically recessing the cavity by etching each pair of a first insulating layer 132 and a first sacrificial material layer 142 located directly underneath the bottom surface of the etched cavity within the etched area. The second stepped surfaces continuously extend from a bottommost layer within the second alternating stack (232, 242) to a topmost layer within the first alternating stack (132, 142). The cavity overlying the second stepped surfaces is herein referred to as a first stepped cavity.

A dielectric material such as silicon oxide can be deposited over the second stepped surfaces. Portions of the dielectric material that overlie the second alternating stack (232, 242) can be removed by a planarization process such as a chemical mechanical planarization (CMP) process. A continuous remaining portion of the dielectric material overlying the second stepped surfaces and filling the second stepped cavity is herein referred to as a second retro-stepped dielectric material portion 265. The second alternating stack (232, 242) and the second retro-stepped dielectric material portion 265 collectively constitute a second-tier structure, which is an in-process structure that is subsequently modified. The second stepped surfaces continuously extend from a bottommost layer within the second alternating stack (232, 242) to a topmost layer within the second alternating stack (232, 242) and contacts vertical surfaces and horizontal bottom surfaces of the second retro-stepped dielectric material portion 265.

A second insulating cap layer 270 can be subsequently formed over the second alternating stack (232, 242). The second insulating cap layer 270 includes a dielectric material that is different from the material of the second sacrificial material layers 242. In one embodiment, the second insulating cap layer 270 can include silicon oxide.

Optionally, drain-select-level isolation structures 72 can be formed through a subset of layers in an upper portion of the second alternating stack (232, 242). The second sacrificial material layers 242 that are cut by the drain-select-level isolation structures 72 correspond to the levels in which drain-select-level electrically conductive layers are subsequently formed. The drain-select-level isolation structures 72 include a dielectric material such as silicon oxide.

Referring to FIGS. 7A-7D, second-tier memory openings 249 and second-tier support openings 219 extending through the second-tier structure (232, 242, 270, 265) are formed in areas overlying the sacrificial memory opening fill portions **148**. A photoresist layer can be applied over the second-tier structure (232, 242, 270, 265), and can be lithographically patterned to form a same pattern as the pattern of the sacrificial memory opening fill portions 148 and the first-tier sacrificial support structures 118, i.e., the pattern of the first-tier memory openings 149 and the first-tier support openings 119. However, no openings are formed over the auxiliary support pillar structures 128. An anisotropic etch can be performed to transfer the pattern of the lithographically patterned photoresist layer through the second-tier structure (232, 242, 270, 265). In one embodiment, the chemistry of the anisotropic etch process employed to etch through the materials of the second alternating stack (232, 242) can alternate to optimize etching of the alternating

material layers in the second alternating stack (232, 242). The anisotropic etch can be, for example, a series of reactive ion etches. The patterned lithographic material stack can be removed, for example, by ashing after the anisotropic etch process.

A top surface of an underlying sacrificial memory opening fill portion 148 can be physically exposed at the bottom of each second-tier memory opening 249. A top surface of an underlying first-tier sacrificial support structure 118 can be physically exposed at the bottom of each second-tier support opening 219. However, the top surface of the auxiliary support pillar structures 128 remains covered by the second alternating stack (232, 242).

Referring to FIGS. 8A-8D, an etch process can be performed after the top surfaces of the sacrificial memory opening fill portions 148 and the first-tier sacrificial support structures 118 are physically exposed. The etch process removes the sacrificial material of the sacrificial memory opening fill portions 148 and the first-tier sacrificial support 20 structures 118 selective to the materials of the second alternating stack (232, 242) and the first alternating stack (132, 142) (e.g., $C_4F_8/O_2/Ar$ etch). The etch process may include an anisotropic etch process or an isotropic etch process. In one embodiment, the auxiliary fill material of the 25 sacrificial memory opening fill portions 148 and the first-tier sacrificial support structures 118 can include amorphous silicon, and the etch process can include a wet etch process using hot trimethyl-2 hydroxyethyl ammonium hydroxide ("hot TMY") or tetramethyl ammonium hydroxide 30 (TMAH).

Upon removal of the sacrificial memory opening fill portions 148, each vertically adjoining pair of a second-tier memory opening 249 and a first-tier memory opening 149 forms a continuous cavity that extends through the first 35 alternating stack (132, 142) and the second alternating stack (232, 242), which is herein referred to as an inter-tier memory opening 49, or a memory opening 49. Likewise, upon removal of the first-tier sacrificial support structures 118, each vertically adjoining pair of a second-tier support 40 opening 219 and a first-tier support opening 119 forms a continuous cavity that extends through the first alternating stack (132, 142) and the second alternating stack (232, 242), which is herein referred to as an inter-tier support opening 19, or a support opening 19. A top surface of the semicon- 45 ductor material layer 9 can be physically exposed at the bottom of each memory opening and at the bottom of each support openings. Locations of steps S in the first alternating stack (132, 142) and the second alternating stack (232, 242) are illustrated as dotted lines. The auxiliary support pillar 50 structures 128 are not removed.

FIGS. 9A-9H provide sequential cross-sectional views of a memory opening 49 or a support opening 19 during formation of a memory opening fill structure 58 or a primary support pillar structure 20. While a structural change in a 55 memory opening 49 is illustrated in FIGS. 9A-9H, it is understood that the same structural change occurs in each memory openings 49 and in each of the support openings 19 during the same set of processing steps.

Referring to FIG. 9A, a memory opening 49 in the 60 exemplary device structure of FIG. 14 is illustrated. The memory opening 49 extends through the first-tier structure and the second-tier structure. Likewise, each support opening 19 extends through the first-tier structure and the second-tier structure. A pedestal channel portion 11 may, or may not, 65 be present within each memory opening 49 and within each support opening 19. A cavity 49' is present in the unfilled

22

portion of the memory opening **49** (or of the support opening) above the pedestal channel portion **11**.

Referring to FIG. 9B, a stack of layers including a blocking dielectric layer 52, a charge storage layer 54, and a tunneling dielectric layer 56 can be sequentially deposited in the memory openings 49. The blocking dielectric layer 52 can include a single dielectric material layer or a stack of a plurality of dielectric material layers. In one embodiment, the blocking dielectric layer can include a dielectric metal oxide layer consisting essentially of a dielectric metal oxide. As used herein, a dielectric metal oxide refers to a dielectric material that includes at least one metallic element and at least oxygen. The dielectric metal oxide may consist essentially of the at least one metallic element, oxygen, and at least one non-metallic element such as nitrogen.

In one embodiment, the blocking dielectric layer 52 can include a dielectric metal oxide having a dielectric constant greater than 7.9, i.e., having a dielectric constant greater than the dielectric constant of silicon nitride. Non-limiting examples of dielectric metal oxides include aluminum oxide (Al_2O_3) , hafnium oxide (HfO_2) , lanthanum oxide (LaO_2) , yttrium oxide (Y_2O_3) , tantalum oxide (Ta_2O_5) , silicates thereof, nitrogen-doped compounds thereof, alloys thereof, and stacks thereof.

The dielectric metal oxide layer can be deposited, for example, by chemical vapor deposition (CVD), atomic layer deposition (ALD), pulsed laser deposition (PLD), liquid source misted chemical deposition, or a combination thereof. The thickness of the dielectric metal oxide layer can be in a range from 1 nm to 20 nm, although lesser and greater thicknesses can also be employed. The dielectric metal oxide layer can subsequently function as a dielectric material portion that blocks leakage of stored electrical charges to control gate electrodes. In one embodiment, the blocking dielectric layer 52 includes aluminum oxide. In one embodiment, the blocking dielectric metal oxide layers having different material compositions.

Alternatively or additionally, the blocking dielectric layer 52 can include a dielectric silicon compound, such as silicon oxide, silicon oxynitride, silicon nitride, or a combination thereof. In one embodiment, the blocking dielectric layer 52 can include silicon oxide. In this case, the dielectric semiconductor compound of the blocking dielectric layer 52 can be formed by a conformal deposition method such as low pressure chemical vapor deposition, atomic layer deposition, or a combination thereof.

The thickness of the dielectric semiconductor compound can be in a range from 1 nm to 20 nm, although lesser and greater thicknesses can also be employed. Alternatively, the blocking dielectric layer **52** can be omitted, and a backside blocking dielectric layer can be formed after formation of backside recesses on surfaces of memory films to be subsequently formed.

Subsequently, the charge storage layer **54** can be formed. In one embodiment, the charge storage layer **54** can be a continuous layer or patterned discrete portions of a charge trapping material including a dielectric charge trapping material, which can be, for example, silicon nitride. Alternatively, the charge storage layer **54** can include a continuous layer or patterned discrete portions of a conductive material such as doped polysilicon or a metallic material that is patterned into multiple electrically isolated portions (e.g., floating gates), for example, by being formed within lateral recesses into sacrificial material layers (**142**, **242**). In one

embodiment, the charge storage layer 54 includes a silicon nitride layer. In one embodiment, the sacrificial material layers (142, 242) and the insulating layers (132, 232) can have vertically coincident sidewalls, and the charge storage layer 54 can be formed as a single continuous layer.

In another embodiment, the sacrificial material layers (142, 242) can be laterally recessed with respect to the sidewalls of the insulating layers (132, 232), and a combination of a deposition process and an anisotropic etch process can be employed to form the charge storage layer 54 as a plurality of memory material portions that are vertically spaced apart. While the present disclosure is described employing an embodiment in which the charge storage layer 54 is a single continuous layer, embodiments are expressly contemplated herein in which the charge storage layer 54 is replaced with a plurality of memory material portions (which can be charge trapping material portions or electrically isolated conductive material portions) that are vertically spaced apart.

The charge storage layer 54 can be formed as a single charge storage layer of homogeneous composition, or can include a stack of multiple charge storage layers. The multiple charge storage layers, if employed, can comprise a plurality of spaced-apart floating gate material layers that 25 contain conductive materials (e.g., metal such as tungsten, molybdenum, tantalum, titanium, platinum, ruthenium, and alloys thereof, or a metal silicide such as tungsten silicide, molybdenum silicide, tantalum silicide, titanium silicide, nickel silicide, cobalt silicide, or a combination thereof) 30 and/or semiconductor materials (e.g., polycrystalline or amorphous semiconductor material including at least one elemental semiconductor element or at least one compound semiconductor material). Alternatively or additionally, the charge storage layer 54 may comprise an insulating charge 35 trapping material, such as one or more silicon nitride segments. Alternatively, the charge storage layer 54 may comprise conductive nanoparticles such as metal nanoparticles, which can be, for example, ruthenium nanoparticles. The charge storage layer 54 can be formed, for example, by 40 chemical vapor deposition (CVD), atomic layer deposition (ALD), physical vapor deposition (PVD), or any suitable deposition technique for storing electrical charges therein. The thickness of the charge storage layer 54 can be in a range from 2 nm to 20 nm, although lesser and greater 45 thicknesses can also be employed.

The tunneling dielectric layer 56 includes a dielectric material through which charge tunneling can be performed under suitable electrical bias conditions. The charge tunneling may be performed through hot-carrier injection or by 50 Fowler-Nordheim tunneling induced charge transfer depending on the mode of operation of the monolithic three-dimensional NAND string memory device to be formed. The tunneling dielectric layer **56** can include silicon oxide, silicon nitride, silicon oxynitride, dielectric metal 55 oxides (such as aluminum oxide and hafnium oxide), dielectric metal oxynitride, dielectric metal silicates, alloys thereof, and/or combinations thereof. In one embodiment, the tunneling dielectric layer 56 can include a stack of a first silicon oxide layer, a silicon oxynitride layer, and a second silicon oxide layer, which is commonly known as an ONO stack. In one embodiment, the tunneling dielectric layer 56 can include a silicon oxide layer that is substantially free of carbon or a silicon oxynitride layer that is substantially free of carbon. The thickness of the tunneling dielectric layer **56** can be in a range from 2 nm to 20 nm, although lesser and greater thicknesses can also be employed.

Referring to FIG. 9C, an optional first semiconductor channel layer 601 can be deposited by a conformal deposition process. The optional first semiconductor channel layer 601 includes a semiconductor material such as at least one elemental semiconductor material, at least one III-V compound semiconductor material, at least one II-VI compound semiconductor material, at least one organic semiconductor material, or other semiconductor materials known in the art. In one embodiment, the first semiconductor channel layer 601 includes amorphous silicon or polysilicon. The first semiconductor channel layer 601 can be formed by a conformal deposition method such as low pressure chemical vapor deposition (LPCVD). The thickness of the first semiconductor channel layer 601 can be in a range from 2 nm to 10 nm, although lesser and greater thicknesses can also be employed. A cavity 49' is formed in the volume of each memory opening 49 that is not filled with the deposited material layers (52, 54, 56, 601).

Referring to FIG. 9D, the optional first semiconductor 20 channel layer 601, the tunneling dielectric layer 56, the charge storage layer 54, the blocking dielectric layer 52 are sequentially anisotropically etched employing at least one anisotropic etch process. The portions of the first semiconductor channel layer 601, the tunneling dielectric layer 56, the charge storage layer 54, and the blocking dielectric layer **52** located above the top surface of the second insulating cap layer 270 can be removed by the at least one anisotropic etch process. Further, the horizontal portions of the first semiconductor channel layer 601, the tunneling dielectric layer **56**, the charge storage layer **54**, and the blocking dielectric layer 52 at a bottom of each cavity 49' can be removed to form openings in remaining portions thereof. Each of the first semiconductor channel layer 601, the tunneling dielectric layer 56, the charge storage layer 54, and the blocking dielectric layer 52 can be etched by a respective anisotropic etch process employing a respective etch chemistry, which may, or may not, be the same for the various material layers.

Each remaining portion of the first semiconductor channel layer 601 can have a tubular configuration. The charge storage layer 54 can comprise a charge trapping material or a floating gate material. In one embodiment, each charge storage layer 54 can include a vertical stack of charge storage regions that store electrical charges upon programming. In one embodiment, the charge storage layer 54 can be a charge storage layer in which each portion adjacent to the sacrificial material layers (142, 242) constitutes a charge storage region.

A surface of the pedestal channel portion 11 (or a surface of the semiconductor material layer 9 in case the pedestal channel portions 11 are not employed) can be physically exposed underneath the opening through the first semiconductor channel layer 601, the tunneling dielectric layer 56, the charge storage layer 54, and the blocking dielectric layer 52. Optionally, the physically exposed semiconductor surface at the bottom of each cavity 49' can be vertically recessed so that the recessed semiconductor surface underneath the cavity 49' is vertically offset from the topmost surface of the pedestal channel portion 11 (or of the semiconductor material layer 10 in case pedestal channel portions 11 are not employed) by a recess distance. A tunneling dielectric layer 56 is located over the charge storage layer 54. A set of a blocking dielectric layer 52, a charge storage layer 54, and a tunneling dielectric layer 56 in a memory opening 49 constitutes a memory film 50, which includes a plurality of charge storage regions (as embodied as the charge storage layer 54) that are insulated from surrounding materials by the blocking dielectric layer 52 and the tunnel-

ing dielectric layer **56**. In one embodiment, the first semi-conductor channel layer **601**, the tunneling dielectric layer **56**, the charge storage layer **54**, and the blocking dielectric layer **52** can have vertically coincident sidewalls.

Referring to FIG. 9E, a second semiconductor channel 5 layer 602 can be deposited directly on the semiconductor surface of the pedestal channel portion 11 or the semiconductor material layer 10 if the pedestal channel portion 11 is omitted, and directly on the first semiconductor channel layer 601. The second semiconductor channel layer 602 10 includes a semiconductor material such as at least one elemental semiconductor material, at least one III-V compound semiconductor material, at least one II-VI compound semiconductor material, at least one organic semiconductor material, or other semiconductor materials known in the art. 15 In one embodiment, the second semiconductor channel layer 602 includes amorphous silicon or polysilicon. The second semiconductor channel layer 602 can be formed by a conformal deposition method such as low pressure chemical vapor deposition (LPCVD). The thickness of the second 20 semiconductor channel layer 602 can be in a range from 2 nm to 10 nm, although lesser and greater thicknesses can also be employed. The second semiconductor channel layer 602 may partially fill the cavity 49' in each memory opening, or may fully fill the cavity in each memory opening.

The materials of the first semiconductor channel layer 601 and the second semiconductor channel layer 602 are collectively referred to as a semiconductor channel material. In other words, the semiconductor channel material is a set of all semiconductor material in the first semiconductor channel layer 601 and the second semiconductor channel layer 602

Referring to FIG. 9F, in case the cavity 49' in each memory opening is not completely filled by the second semiconductor channel layer 602, a dielectric core layer 62L 35 can be deposited in the cavity 49' to fill any remaining portion of the cavity 49' within each memory opening. The dielectric core layer 62L includes a dielectric material such as silicon oxide or organosilicate glass. The dielectric core layer 62L can be deposited by a conformal deposition 40 method such as low pressure chemical vapor deposition (LPCVD), or by a self-planarizing deposition process such as spin coating.

Referring to FIG. 9G, the horizontal portion of the dielectric core layer 62L can be removed, for example, by a recess 45 etch from above the top surface of the second insulating cap layer 270. Each remaining portion of the dielectric core layer 62L constitutes a dielectric core 62. Further, the horizontal portion of the second semiconductor channel layer 602 located above the top surface of the second insulating cap 50 layer 270 can be removed by a planarization process, which can employ a recess etch or chemical mechanical planarization (CMP). Each remaining portion of the second semiconductor channel layer 602 can be located entirety within a memory opening 49 or entirely within a support opening 55

Each adjoining pair of a first semiconductor channel layer 601 and a second semiconductor channel layer 602 can collectively form a vertical semiconductor channel 60 through which electrical current can flow when a vertical 60 NAND device including the vertical semiconductor channel 60 is turned on. A tunneling dielectric layer 56 is surrounded by a charge storage layer 54, and laterally surrounds a portion of the vertical semiconductor channel 60. Each adjoining set of a blocking dielectric layer 52, a charge 65 storage layer 54, and a tunneling dielectric layer 56 collectively constitute a memory film 50, which can store electri-

26

cal charges with a macroscopic retention time. In some embodiments, a blocking dielectric layer 52 may not be present in the memory film 50 at this step, and a blocking dielectric layer may be subsequently formed after formation of backside recesses. As used herein, a macroscopic retention time refers to a retention time suitable for operation of a memory device as a permanent memory device such as a retention time in excess of 24 hours.

Referring to FIG. 9H, the top surface of each dielectric core 62 can be further recessed within each memory opening, for example, by a recess etch to a depth that is located between the top surface of the second insulating cap layer 270 and the bottom surface of the second insulating cap layer 270. Drain regions 63 can be formed by depositing a doped semiconductor material within each recessed region above the dielectric cores **62**. The drain regions **63** can have a doping of a second conductivity type that is the opposite of the first conductivity type. For example, if the first conductivity type is p-type, the second conductivity type is n-type, and vice versa. The dopant concentration in the drain regions 63 can be in a range from 5.0×10^{18} /cm³ to $2.0 \times$ 10²¹/cm³, although lesser and greater dopant concentrations can also be employed. The doped semiconductor material can be, for example, doped polysilicon. Excess portions of the deposited semiconductor material can be removed from above the top surface of the second insulating cap layer 270, for example, by chemical mechanical planarization (CMP) or a recess etch to form the drain regions 63.

Each combination of a memory film 50 and a vertical semiconductor channel 60 (which is a vertical semiconductor channel) within a memory opening 49 constitutes a memory stack structure 55. The memory stack structure 55 is a combination of a semiconductor channel, a tunneling dielectric layer, a plurality of memory elements as embodied as portions of the charge storage layer 54, and an optional blocking dielectric layer 52. Each combination of a pedestal channel portion 11 (if present), a memory stack structure 55, a dielectric core 62, and a drain region 63 within a memory opening 49 constitutes a memory opening fill structure 58. Each combination of a pedestal channel portion 11 (if present), a memory film 50, a vertical semiconductor channel 60, a dielectric core 62, and a drain region 63 within each support opening 19 fills the respective support openings 19, and constitutes a primary support pillar structure 20.

The first-tier structure (132, 142, 170, 165), the secondtier structure (232, 242, 270, 265), the inter-tier dielectric layer 180, the memory opening fill structures 58, and the primary support pillar structures 20 collectively constitute a memory-level assembly. The memory-level assembly is formed over the semiconductor material layer 9 such that the semiconductor material layer 9 includes horizontal semiconductor channels electrically connected to vertical semiconductor channels 60 within the memory stack structures 55.

Referring to FIGS. 10A-10D, the first exemplary structure is illustrated after formation of a memory opening fill structure 58 within each memory opening 49 and formation of a primary support pillar structure 20 within each support opening 19.

Referring to FIGS. 11A-11D, a first contact-level dielectric layer 280 can be formed over the memory-level assembly. The first contact-level dielectric layer 280 is formed at a contact level through which various contact via structures are subsequently formed to the drain regions 63 and the various electrically conductive layers that replaces the sacrificial material layers (142, 242) in subsequent processing steps.

Backside trenches **79** are subsequently formed through the first contact-level dielectric layer **280** and the memory-level assembly. For example, a photoresist layer can be applied and lithographically patterned over the first contact-level dielectric layer **280** to form elongated openings that 5 extend along a first horizontal direction hd1. An anisotropic etch is performed to transfer the pattern in the patterned photoresist layer through the first contact-level dielectric layer **280** and the memory-level assembly to a top surface of the semiconductor material layer **9**. The photoresist layer 10 can be subsequently removed, for example, by ashing.

The backside trenches **79** extend along the first horizontal direction hd**1**, and thus, are elongated along the first horizontal direction hd**1**. The backside trenches **79** can be laterally spaced among one another along a second horizon- 15 tal direction hd**2**, which can be perpendicular to the first horizontal direction hd**1**. The backside trenches **79** can extend through the memory array region (e.g., a memory plane) **100** and the contact region **200**. The first subset of the backside trenches **79** laterally divides the memory-level 20 assembly (e.g., into memory blocks).

Dopants of a second conductivity type, which is the opposite of the first conductivity type of the semiconductor material layer 9, can be implanted into a surface portion of the semiconductor material layer 9 to form a source region 25 61 underneath the bottom surface of each backside trench 79.

Referring to FIGS. 12A-12D, an etchant that selectively etches the materials of the first and second sacrificial material layers (142, 242) with respect to the materials of the first 30 and second insulating layers (132, 232), the first and second insulating cap layers (170, 270), and the material of the outermost layer of the memory films 50 can be introduced into the backside trenches 79, for example, employing an isotropic etch process. First backside recesses 143 are 35 formed in volumes from which the first sacrificial material layers 142 are removed. Second backside recesses 243 are formed in volumes from which the second sacrificial material layers 242 are removed. In one embodiment, the first and second sacrificial material layers (142, 242) can include 40 silicon nitride, and the materials of the first and second insulating layers (132, 232), can be silicon oxide. In another embodiment, the first and second sacrificial material layers (142, 242) can include a semiconductor material such as germanium or a silicon-germanium alloy, and the materials 45 of the first and second insulating layers (132, 232) can be selected from silicon oxide and silicon nitride.

The isotropic etch process can be a wet etch process employing a wet etch solution, or can be a gas phase (dry) etch process in which the etchant is introduced in a vapor 50 phase into the backside trench 79. For example, if the first and second sacrificial material layers (142, 242) include silicon nitride, the etch process can be a wet etch process in which the first exemplary structure is immersed within a wet etch tank including phosphoric acid, which etches silicon 55 nitride selective to silicon oxide, silicon, and various other materials employed in the art. In case the sacrificial material layers (142, 242) comprise a semiconductor material, a wet etch process (which may employ a wet etchant such as a KOH solution) or a dry etch process (which may include gas 60 phase HCl) may be employed.

Each of the first and second backside recesses (143, 243) can be a laterally extending cavity having a lateral dimension that is greater than the vertical extent of the cavity. In other words, the lateral dimension of each of the first and 65 second backside recesses (143, 243) can be greater than the height of the respective backside recess. A plurality of first

28

backside recesses 143 can be formed in the volumes from which the material of the first sacrificial material layers 142 is removed. A plurality of second backside recesses 243 can be formed in the volumes from which the material of the second sacrificial material layers 242 is removed. Each of the first and second backside recesses (143, 243) can extend substantially parallel to the top surface of the substrate, which may be a top surface of the semiconductor material layer 9. A backside recess (143, 243) can be vertically bounded by a top surface of an underlying insulating layer (132 or 232) and a bottom surface of an overlying insulating layer (132 or 232). In one embodiment, each of the first and second backside recesses can have a uniform height throughout.

In one embodiment, a sidewall surface of each pedestal channel portion 11 can be physically exposed at each bottommost first backside recess after removal of the first and second sacrificial material layers (142, 242). Further, a top surface of the semiconductor material layer 9 can be physically exposed at the bottom of each backside trench 79. An annular dielectric spacer 116 can be formed around each pedestal channel portion 11 by oxidation of a physically exposed peripheral portion of the pedestal channel portions 11. Further, a semiconductor oxide portion (not shown) can be formed from each physically exposed surface portion of the semiconductor material layer 9 concurrently with formation of the annular dielectric spacers.

Referring to FIGS. 13A-13D, a backside blocking dielectric layer (not shown) can be optionally deposited in the backside recesses and the backside trenches 79 and over the first contact-level dielectric layer 280. The backside blocking dielectric layer can be deposited on the physically exposed portions of the outer surfaces of the memory stack structures 55. The backside blocking dielectric layer includes a dielectric material such as a dielectric metal oxide, silicon oxide, or a combination thereof. If employed, the backside blocking dielectric layer can be formed by a conformal deposition process such as atomic layer deposition or chemical vapor deposition. The thickness of the backside blocking dielectric layer can be in a range from 1 nm to 60 nm, although lesser and greater thicknesses can also be employed.

At least one conductive material can be deposited in the plurality of backside recesses, on the sidewalls of the backside trench 79, and over the first contact-level dielectric layer 280. The at least one conductive material can include at least one metallic material, i.e., an electrically conductive material that includes at least one metallic element.

A plurality of first electrically conductive layers 146 can be formed in the plurality of first backside recesses 143, a plurality of second electrically conductive layers 246 can be formed in the plurality of second backside recesses 243, and a continuous metallic material layer (not shown) can be formed on the sidewalls of each backside trench 79 and over the first contact-level dielectric layer 280. Thus, the first and second sacrificial material layers (142, 242) can be replaced with the first and second conductive material layers (146, **246**), respectively. Specifically, each first sacrificial material layer 142 can be replaced with an optional portion of the backside blocking dielectric layer and a first electrically conductive layer 146, and each second sacrificial material layer 242 can be replaced with an optional portion of the backside blocking dielectric layer and a second electrically conductive layer 246. A backside cavity is present in the portion of each backside trench 79 that is not filled with the continuous metallic material layer.

The metallic material can be deposited by a conformal deposition method, which can be, for example, chemical vapor deposition (CVD), atomic layer deposition (ALD), electroless plating, electroplating, or a combination thereof. The metallic material can be an elemental metal, an intermetallic alloy of at least two elemental metals, a conductive nitride of at least one elemental metal, a conductive metal oxide, a conductive doped semiconductor material, a conductive metal-semiconductor alloy such as a metal silicide, alloys thereof, and combinations or stacks thereof. Nonlimiting exemplary metallic materials that can be deposited in the backside recesses include tungsten, tungsten nitride, titanium, titanium nitride, tantalum, tantalum nitride, cobalt, and ruthenium. In one embodiment, the metallic material 15 can comprise a metal such as tungsten and/or metal nitride. In one embodiment, the metallic material for filling the backside recesses can be a combination of titanium nitride layer and a tungsten fill material. In one embodiment, the metallic material can be deposited by chemical vapor depo- 20 sition or atomic layer deposition.

Residual conductive material can be removed from inside the backside trenches **79**. Specifically, the deposited metallic material of the continuous metallic material layer can be etched back from the sidewalls of each backside trench **79** and from above the first contact-level dielectric layer **280**, for example, by an anisotropic or isotropic etch. Each remaining portion of the deposited metallic material in the first backside recesses constitutes a first electrically conductive layer **146**. Each remaining portion of the deposited metallic material in the second backside recesses constitutes a second electrically conductive layer **246**. Each electrically conductive layer **(146, 246)** can be a conductive line structure

A subset of the second electrically conductive layers 246 located at the levels of the drain-select-level isolation structures 72 constitutes drain select gate electrodes. A subset of the first electrically conductive layers 146 located at each level of the annular dielectric spacers (not shown) constitutes source select gate electrodes. A subset of the electrically conductive layer (146, 246) located between the drain select gate electrodes and the source select gate electrodes can function as combinations of a control gate and a word line located at the same level. The control gate electrodes within each electrically conductive layer (146, 246) are the control gate electrodes for a vertical memory device including the memory stack structure 55.

Each of the memory stack structures 55 comprises a vertical stack of memory elements located at each level of 50 the electrically conductive layers (146, 246). A subset of the electrically conductive layers (146, 246) can comprise word lines for the memory elements. The semiconductor devices in the underlying peripheral device region 700 can comprise word line switch devices configured to control a bias voltage 55 to respective word lines. The memory-level assembly is located over the semiconductor material layer 9. The memory-level assembly includes at least one alternating stack (132, 146, 232, 246) and memory stack structures 55 vertically extending through the at least one alternating stack 60 (132, 146, 232, 246). Each of the at least one an alternating stack (132, 146, 232, 246) includes alternating layers of respective insulating layers (132 or 232) and respective electrically conductive layers (146 or 246). The at least one alternating stack (132, 146, 232, 246) comprises staircase regions that include terraces in which each underlying electrically conductive layer (146, 246) extends farther

along the first horizontal direction hd1 than any overlying electrically conductive layer (146, 246) in the memory-level assembly.

Referring to FIGS. 14A-14D, a conformal insulating material layer can be deposited in the backside trenches 79, and can be anisotropically etched to form insulating spacers 74. The insulating spacers 74 include an insulating material such as silicon oxide, silicon nitride, and/or a dielectric metal oxide. A cavity laterally extending along the first horizontal direction hd1 is present within each insulating spacer 74.

A backside contact via structure 76 can be formed in the remaining volume of each backside trench 79, for example, by deposition of at least one conductive material and removal of excess portions of the deposited at least one conductive material from above a horizontal plane including the top surface of the first contact-level dielectric layer 280 by a planarization process such as chemical mechanical planarization or a recess etch. The backside contact via structure **76** are electrically insulated in all lateral directions, and are laterally elongated along the first horizontal direction hd1. As such, the backside contact via structure 76 are laterally elongated along the first horizontal direction hd1. As used herein, a structure is "laterally elongated" if the maximum lateral dimension of the structure along a first horizontal direction is greater than the maximum lateral dimension of the structure along a second horizontal direction that is perpendicular to the first horizontal direction at least by a factor of 5. Each contiguous combination of an insulating spacer 74 and a backside contact via structure 76 constitutes a backside trench fill structure (74, 76) that fills a respective one of the backside trenches 79.

Referring to FIGS. **15**A-**15**F, a second contact-level dielectric layer **282** can be optionally formed over the first contact-level dielectric layer **280**. The second contact-level dielectric layer **282** includes a dielectric material such as silicon oxide or silicon nitride. The thickness of the second contact-level dielectric layer **282** can be in a range from 30 nm to 300 nm, although lesser and greater thicknesses can also be employed.

A photoresist layer (not shown) can be applied over the second contact-level dielectric layer **282**, and can be lithographically patterned to form openings at locations at which various contact via structures are to be subsequently formed. The openings in the photoresist layer include word line contact openings that overlie horizontal surfaces of the first and second stepped surfaces in the contact region **200**. Further, the openings in the photoresist layer include drain contact openings that overlie top surfaces of the memory stack structures **55**.

A reactive ion etch process is performed to transfer the pattern of the openings in the photoresist layer through underlying dielectric material layers. Contact via cavities are formed through underlying dielectric material portions (282, 280, 270, 265, 165). The contact via cavities include drain contact via cavities that are formed through the second contact-level dielectric layer 282, the first contact-level dielectric layer 280, and the second insulating cap layer 270 above top surfaces of the drain regions 63 within the memory stack structures 55. Top surfaces of the drain regions 63 are physically exposed at the bottom of the drain contact via cavities. The contact via cavities further include word line contact via cavities that are formed through the second contact-level dielectric layer 282, the first contactlevel dielectric layer 280, the second insulating cap layer 270, and the second and first retro-stepped dielectric material portions (165, 265) by the anisotropic etch process. Top

surfaces of the first and second electrically conductive layers (146, 246) are physically exposed at bottom regions of the word line contact via cavities.

At least one conductive material can be deposited in the contact via cavities. Excess portions of the at least one 5 conductive material can be removed from above a horizontal plane including the top surface of the second contact-level dielectric layer 282 by a planarization process such as a recess etch process or a chemical mechanical planarization (CMP) process. Each remaining portion of the at least one 10 conductive material in the word line contact via cavities constitutes a layer contact via structure 86, and each remaining portion of the at least one conductive material in the drain contact via cavities constitutes a drain contact via structure 88.

First contact via structures **86** within a first subset of the layer contact via structures **86** vertically extend through the second retro-stepped dielectric material portion **265** and the first retro-stepped dielectric material portion **165** and contact a top surface of a respective one of the first electrically 20 conductive layers **146**. Second contact via structures **86** within a second subset of the layer contact via structures **86** vertically extend through the second retro-stepped dielectric material portion **265** and contact a top surface of a respective one of the second electrically conductive layers **246**. The 25 first contact via structures **86** contacting a respective one of the second electrically conductive layers **246** may have an areal overlap with a respective underlying one of the auxiliary support pillar structures **128**.

Referring to FIG. 16, at least one upper interconnect level 30 dielectric layer 284 can be formed over the contact-level dielectric layers (280, 282). Various upper interconnect level metal structures can be formed in the at least one upper interconnect level dielectric layer 284. For example, the various upper interconnect level metal structures can include 35 line-level metal interconnect structures (96, 98). The linelevel metal interconnect structures (96, 98) can include bit lines 98 that contact a respective one of the drain contact via structures 88 and extend along the second horizontal direction (e.g., bit line direction) hd2 and perpendicular to the 40 first horizontal direction (e.g., word line direction) hd1. Further, the line-level metal interconnect structures (96, 98) can include upper metal line structures 96 that contact a top surface of a respective one of the layer contact via structures 86 and/or another contact via structure (not shown) that 45 vertically extend through the retro-stepped dielectric material portions (165, 265) or other dielectric material portions (not shown). Additional metal interconnect structures (not shown) and additional dielectric material layers (not shown) may be formed to provide electrical interconnection among 50 the various components of a three-dimensional memory device in the first exemplary structure.

FIG. 16 is a vertical cross-sectional view of the first exemplary structure after formation of bit-line-level metal interconnect structures according to an embodiment of the 55 present disclosure.

Referring to FIGS. 17A-17D, a second exemplary structure according to an embodiment of the present disclosure includes a first-tier structure, a second-tier structure formed over the first-tier structure, and a third-tier structure formed over the second-tier structure. The third-tier structure includes a third alternating stack of third insulating layers 332 and third electrically conductive layers 346 having third stepped surfaces, and a third retro-stepped dielectric material portion 365 located over, and contacting, the third 65 stepped surfaces. The contact region 200 may have a first area 200A including the first stepped surfaces, a second area

200B including the second stepped surfaces, and a third area 200C including the third stepped surfaces. A third insulating cap layer 370 can be formed over the third alternating stack (332, 346), and a contact-level dielectric layer 380 can be formed over the third insulating cap layer 370.

In the second exemplary structure, auxiliary support pillar structures 128 that vertically extend only through the first-tier structure can be formed in the second area 200B of the contact region 200 that underlies the second stepped surfaces. The auxiliary support pillar structures 128 underly and do not extend through the second-tier structure. Additional auxiliary support pillar structures 228 that vertically extend through the first-tier structure and the second-tier structure can be formed in the third area 200C of the contact region 200 that underlies the third stepped surfaces. The additional auxiliary support pillar structures 228 underly and do not extend through the third-tier structure.

In this case, the third retro-stepped dielectric material portion 365 can overlie, and can contact, third stepped surfaces of the third alternating stack (332, 346). The memory stack structures 55 in the memory opening fill structures 58 vertically extend through each layer within the third alternating stack (332, 346), each layer within the second alternating stack (232, 246), and each layer within the first alternating stack (232, 246) other than the bottommost first insulating layer 132 and the bottommost first electrically conductive layer 146. The primary support pillar structures 20 can vertically extending through the third retro-stepped dielectric material portion 365, and the additional auxiliary support pillar structures 228 vertically extend through the first alternating stack (132, 246) and the second retro-stepped dielectric material portion 265, underlie the third stepped surfaces and have an areal overlap with the third stepped surfaces, and are located below a horizontal plane including a bottommost surface of the third alternating stack (332, 346).

Generally, N tier structures can be vertically stacked, and can be sequentially numbered beginning with 1 and ending with N, which is 2 or greater. Each i-th tier structure (in which i is an integer from 1 to N) can have an i-th stepped surfaces contacting i-th retro-stepped dielectric material portion. Memory opening fill structures 58 and primary support pillar structures 20 can vertically extend through each of the N tier structures, and auxiliary support pillar structures (128, 228) vertically extend through less than N tier structures (e.g., through N-1 structures), and thus, are shorter than the primary support pillar structures 20. The auxiliary support pillar structures (128, 228) are formed within areas of the contact region 200 such that the auxiliary support pillar structures (128, 228) do not contact any retro-stepped dielectric material portion (165, 265, 365). Thus, the auxiliary support pillar structures (128, 228) do not occupy a same volume as any of the layer contact via structures 86, and direct contact between the auxiliary support pillar structures (128, 228) and the layer contact via structures 86 can be avoided. Furthermore, the auxiliary support pillar structures (128, 228) comprise a different material from the primary support pillar structures **20**. For example, the auxiliary support pillar structures (128, 228) comprise a single material (e.g., amorphous silicon) throughout their volume, while the primary support pillar structures 20 contain a memory film material 50 and a dummy vertical semiconductor channel material which is not electrically connected to any bit lines. The memory film material includes the materials of the blocking dielectric and charge storage dielectric and optionally tunneling dielectric which are different from each other as described above. The

dummy vertical channel material is the same as the vertical semiconductor channel 60 material, and may comprise poly-

The present inventors realized that insulating layer (132, **242**) precipitates that may generated in the backside recesses 143 during the isotropic etching of the sacrificial material layers (142, 242). For example, if the sacrificial material layers (142, 242) include silicon nitride, silicon oxide precipitates may be generated in the backside recesses (143, 243) during a wet etch process employing hot phosphoric 10 acid. The precipitates may block the electrically conductive layers (146, 246) from filling the backside recesses (143, 243) and/or may cause vertically adjacent electrically conductive layers (e.g., tungsten layers) to become electrically shorted to each other due to fluorine outgassing induced by 15 region 200 as shown in FIG. 14B. the precipitates.

The present inventors also realized that the amount of the precipitates depends on the volume of the sacrificial material layers (142, 242) in a given region. The amount of the sacrificial material layer (142, 242) in the memory array 20 region 100 is relatively low due to the presence of the high density of memory opening fill structures 58 extending through the sacrificial material layers (142, 242).

The density of the primary support pillar structures 20 located in the contact region 200 may be lower than the 25 density of the memory opening fill structures 58 in the memory array region 100. Therefore, the volume of the first sacrificial material of the sacrificial material layers 142 located in the portion of the first-tier structure located in the second area 200B of the contact region 200 is higher than the 30 volume of the sacrificial material of the same first sacrificial material layers 142 in the memory array region 100. Thus, the auxiliary support pillar structures 128 are added to the portion of the first-tier structure located in the second area 200B of the contact region 200 to reduce the volume of the 35 sacrificial material of the first sacrificial material layers 142 because the auxiliary support pillar structures 128 extend through the first sacrificial material layers 142. Therefore, the auxiliary support pillar structures 128 reduce the amount of silica precipitates by reducing the volume of the first 40 sacrificial material layers 142, and thus reduce the amount of electrode open circuits (i.e., incomplete filling of the backside recesses 143 by the electrically conductive layers 146) and/or short circuits (i.e., electrical contact by two vertically spaced electrically conductive layers 146).

In contrast, the amount of the sacrificial material in each sacrificial material layer 142 in the portion of the first-tier structure located in the first area 200A of the contact region **200** which contain the first steps S is relatively low because most sacrificial material layers 142 do not extend through 50 the entire length of the first area 200A of the contact region **200**. The same applies for the second sacrificial material layers 242 located in the second area 200B of the contact region 200. Therefore, the auxiliary support pillar structures 128 may be omitted in these regions.

FIGS. 18 and 19 illustrate the third exemplary structure of the third exemplary structure of the third embodiment of the present disclosure. As shown in FIG. 18, the auxiliary support pillar structures 128 may be located in all areas (e.g., in the first second and third areas) of the contact region 200. Optionally, only two rows of the auxiliary support pillar structures 128 may only be located between adjacent backside trenches **79** filled with the backside trench fill structures (74, 76). The first row of the auxiliary support pillar structures 128 may be located between a first backside trench 79 filled with the first backside trench fill structure (74, 76) and the nearest row of the primary support structures 20. The

34

second row of the auxiliary support pillar structures 128 may be located between a second backside trench 79 filled with the second backside trench fill structure (74, 76) and another corresponding nearest row of the primary support structures 20. The two rows of the auxiliary support pillar structures 128 reduce or prevent pattern collapse (i.e., collapse of the insulating layers 132 of the first alternating stack) in the contact region 200 adjacent to the open backside trenches 79 after formation of the backside recesses 143.

In an alternative embodiment, there may be two rows of the auxiliary support pillar structures 128 located in the first area 200A of the contact region 200, as shown in FIG. 18, and more than two rows of the auxiliary support pillar structures 128 located in the second area 200A of the contact

The auxiliary support pillar structures 128 of the third embodiment may comprise any suitable material, such as a dielectric material (e.g., silicon oxide), or the sacrificial material (e.g., amorphous silicon) of the first embodiment. In one aspect of the third embodiment, if the auxiliary support pillar structures 128 comprise the dielectric material (e.g., silicon oxide), then the primary support pillar structures 20 may partially or entirely comprise the same dielectric material as the auxiliary support pillar structures 128.

For example, as shown in FIG. 19, the lower portion of the primary pillar structures 20 extending through the first alternating stack (142, 146) in the first tier consists entirely of the dielectric material 162, such as silicon oxide. The upper portion of the primary pillar structures 20 extending through the second alternating stack (242, 246) and through the joint region (e.g., through layers 170 and 180) comprise a same set of materials as the memory stack structures 55 (i.e., the material of a memory film 50 and the material of the vertical semiconductor channel 60). The upper portion of the primary pillar structures 20 extending through the second alternating stack (242, 246) and through the joint region (e.g., through layers 170 and 180) may comprise a same set of materials as the memory opening fill structures ((i.e., the material of a memory film 50, the material of the vertical semiconductor channel 60, the material of the dielectric core **62** and the material of the drain region **63**).

The structure of FIG. 19 may be formed using the method illustrated in FIGS. 1 to 15D of the first embodiment with the following modifications. First, a dielectric material, such as silicon oxide, is formed in first-tier support openings 119 and auxiliary support openings 129 in the step shown in FIG. 5A, while the first-tier memory openings 149 are covered with a masking material. The masking material may comprise a photoresist material or an amorphous carbon material bridge (e.g., Advanced Patterning Film (APF) available from Applied Materials, Inc.). This forms the dielectric (e.g., silicon) auxiliary support pillar structures 128 and dielectric lower portions **162** of the primary support pillar structures 20. The masking material is then removed, and the first-tier memory openings 149 are filled with the first-tier sacrificial memory opening fill structures 148 which comprise a different material (e.g., amorphous silicon) from the dielectric material of the dielectric auxiliary support pillar structures **128** and dielectric lower portions **162** of the primary support pillar structures 20.

Second, the sacrificial memory opening fill structures 148 are removed by selective etching during the step shown in FIG. 8A, without removing the dielectric material of the dielectric auxiliary support pillar structures 128 and dielectric lower portions 162 of the primary support pillar structures 20. Thus, the memory openings 49 are formed in the memory array region 100 while the dielectric material of the

dielectric auxiliary support pillar structures 128 and dielectric lower portions 162 of the primary support pillar structures 20 remain in the contact region 200. The top surface of the dielectric lower portions 162 of the primary support pillar structures **20** are exposed at the bottom of the support openings 19 which extend only to the top of the first alternating stack (132, 142).

Third, during the formation of the memory opening fill structures 58 shown in FIGS. 9A-9H, the materials of the memory opening fill structures 58 are also formed in the support openings 19 to form the upper portions of the support structures, as shown in FIG. 19.

Referring to all drawings and according to various embodiments of the present disclosure, a three-dimensional $_{15}$ at an atomic concentration less than 1.0×10^{15} /cm³. memory device is provided, which comprises: a first-tier structure (132, 146, 165) located over a substrate and comprising a first alternating stack of first insulating layers 132 and first electrically conductive layers 146 and comprising a first retro-stepped dielectric material portion 165 20 overlying, and contacting, first stepped surfaces of the first alternating stack (132, 146); a second-tier structure (232, **246**, **265**) located over the first-tier structure (**132**, **146**, **165**) and comprising a second alternating stack of second insulating layers 232 and second electrically conductive layers 25 246 and comprising a second retro-stepped dielectric material portion 265 overlying, and contacting, second stepped surfaces of the second alternating stack (232, 246); memory stack structures 55 vertically extending through the first alternating stack (132, 146) and the second alternating stack 30 (232, 246), wherein each of the memory stack structures 55 comprises a memory film ${\bf 50}$ and a vertical semiconductor channel 60; primary support pillar structures 20, wherein a portion of the primary support pillar structures 20 vertically extend through the second retro-stepped dielectric material 35 portion 265, the first alternating stack and the second alternating stack; and auxiliary support pillar structures 128 vertically extending through the first alternating stack (132, 146), underlying the second stepped surfaces, and located below a horizontal plane including a bottommost surface of 40 the second alternating stack (232, 246).

In one embodiment, top surfaces of the auxiliary support pillar structures 128 contact the bottommost surface of the second alternating stack (232, 246). In one embodiment, the auxiliary support pillar structures 128 contact each first 45 insulating layer 132 within the first alternating stack (132, 146). In one embodiment, the auxiliary support pillar structures 128 do not contact the first retro-stepped dielectric material portion 165. In one embodiment, the auxiliary support pillar structures 128 are interlaced with a first subset 50 of the primary support pillar structures 20 that vertically extend through the second stepped surfaces. In one embodiment, a second subset of the primary support pillar structures 20 vertically extend through the first stepped surfaces; and the first stepped surfaces do not contact any of the auxiliary 55 support pillar structures 128.

In one embodiment, each of the first subset of the primary support pillar structures 20, the second subset of the primary support pillar structures 20, and the auxiliary support pillar structures 128 is arranged as a respective periodic two- 60 dimensional array having a same first pitch along a first horizontal direction hd1 and having a same second pitch along a second horizontal direction hd1; and the auxiliary support pillar structures 128 are laterally offset from the first subset of the primary support pillar structures 20 by one half 65 of the second pitch along the second horizontal direction

36

In one embodiment, the primary support pillar structures 20 comprise a same set of materials as the memory stack structures 55 (i.e., the material of a memory film 50 and the material of the vertical semiconductor channel **60**). In one embodiment, the primary support pillar structures 20 comprise a combination of a semiconductor material having a same composition as the vertical semiconductor channel 60 and dielectric materials having same material compositions as components of the memory film 50. In one embodiment, the auxiliary support pillar structures 128 comprise an auxiliary fill material that is different from the dielectric materials in the memory film 50. In one embodiment, the auxiliary fill material comprises a semiconductor material (e.g., amorphous silicon) that is intrinsic or includes dopants

In one embodiment, the first stepped surfaces continuously extend from a bottommost layer within the first alternating stack (132, 146) to a topmost layer within the first alternating stack (132, 146) and contacts vertical surfaces and horizontal bottom surfaces of the first retrostepped dielectric material portion 165; and the second stepped surfaces continuously extend from a bottommost layer within the second alternating stack (232, 246) to a topmost layer within the second alternating stack (232, 246) and contacts vertical surfaces and horizontal bottom surfaces of the second retro-stepped dielectric material portion 265.

In one embodiment, contact via structures (such as a subset of the layer contact via structures 86) vertically extend through the second retro-stepped dielectric material portion 265 and contact a respective one of the second electrically conductive layers **246** within the second alternating stack (232, 246), wherein the contact via structures have an areal overlap with a subset of the auxiliary support pillar structures 128.

In one embodiment, the three-dimensional memory device comprises a third-tier structure located over the second-tier structure (232, 246) and comprising a third alternating stack of third insulating layers 332 and third electrically conductive layers 346 and comprising a third retro-stepped dielectric material portion 365 overlying, and contacting, third stepped surfaces of the third alternating stack (332, 346), wherein: the memory stack structures 55 vertically extend through each layer within the third alternating stack (332, 346); and the primary support pillar structures 20 vertically extending through the third retrostepped dielectric material portion 365; and additional auxiliary support pillar structures 218 vertically extend through the first alternating stack (132, 146) and the second retrostepped dielectric material portion 265, underlie the third stepped surfaces, and are located below a horizontal plane including a bottommost surface of the third alternating stack (332, 346).

In one embodiment, a pair of backside trench fill structures (74, 76) can be provided, which laterally extend along a first horizontal direction hd1. Each of the pair of backside trench fill structures (74, 76) comprises: an insulating spacer 74 contacting each layer within the first alternating stack (132, 146) and contacting each layer within the second alternating stack (232, 246); and a backside contact via structure 76 laterally surrounded by the insulating spacer 74 and contacting the substrate.

In one embodiment, the vertical semiconductor channel **60** that is electrically connected to a semiconductor material layer 9 within the substrate, and the memory film 50 contacting the vertical semiconductor channel 60.

In one aspect of the third embodiment, the auxiliary support pillar structures 128 comprise a first dielectric

38

material (e.g., silicon oxide) and the entire primary support pillar structures 20 comprise the first dielectric material. In another aspect of the third embodiment the auxiliary support pillar structures 128 comprise a first dielectric material (e.g., silicon oxide), entire lower portions 162 of the primary support pillar structures 20 comprise the first dielectric material, and upper portions of the primary support pillars 20 comprise a same set of materials as the memory stack structures 55.

Referring to FIGS. 20A-20C, a fourth exemplary structure 10 according to a fourth embodiment of the present disclosure can be derived from the first exemplary structure illustrated in FIG. 2 by forming first-tier memory openings 149 and first-tier support openings 119 with a modification in the pattern of the first-tier support openings 119. The auxiliary 15 support openings may or may not be present in the fourth exemplary structure. While the present disclosure is described employing a configuration in which the auxiliary support openings are omitted, embodiments are expressly contemplated herein in which the auxiliary support openings 20 are formed within the fourth exemplary structure, and subsequent processing steps for forming the auxiliary support pillar structures of the first exemplary structure are performed.

The pattern of the first-tier memory openings 149 in the 25 fourth exemplary structure may be the same as the pattern of the first-tier memory openings 149 in the first exemplary structure. In one embodiment, the pattern of the first-tier memory openings 149 may include two-dimensional periodic arrays of first-tier memory openings 149 located within 30 a respect region between a neighboring pair of backside trenches to be subsequently formed.

According to an aspect of an embodiment of the present disclosure, the pattern of the first-tier support openings 119 in the fourth exemplary structure can include rows of 35 first-tier support openings 119 that have an areal overlap within areas in which backside trenches are to be subsequently formed. In one embodiment, the first-tier support openings 119 can include rows of first-tier support openings 119 that are arranged along the first horizontal direction 40 (e.g., word line direction) hd1. In other words, the first-tier support openings 119 can be arranged in multiple rows of first-tier support openings 119. Each row of first-tier support openings 119 can include a respective subset of the first-tier support openings 119 that are arranged along the first 45 horizontal direction hd1. Different tows of first-tier support openings 119 can be laterally spaced along the second horizontal direction (e.g., bit line direction) hd2.

In one embodiment shown in FIG. 20B, the first-tier support openings 119 can include first-type support open- 50 ings 119A that are positioned such that each first-type support opening 119A has an areal overlap with a respective one of the backside trenches **79** to be subsequently formed. The percentage of the area of each first-type support opening 119A having an areal overlap a respective one of the 55 backside trenches may be in a range from 0.1% to 70%, such as from 1% to 40% and/or from 3% to 20%, of the entire area of the respective first-type support opening 119A. The first-tier support openings 119 can include second-type second-type support opening 119B does not have any areal overlap with the areas of the backside trenches to be subsequently formed. The area of each support opening 119 is determined by the maximum horizontal cross-sectional area of the respective support opening 119. The area of each 65 backside trench is determined by the maximum horizontal cross-sectional area of the respective backside trench.

Referring to FIG. 21, the processing steps of FIG. 4 can be optionally performed to form pedestal channel portions at the bottom of each of the first-tier memory openings 149 and the first-tier support openings 119. In an alternative configuration of the fourth embodiment that will be described below with respect to FIG. 32, the pedestal channel portions are not formed in the first-tier support openings 119. Instead, the first-tier support openings 119 are entirely filled with a dielectric material to form dielectric support pillar structures.

Referring to FIGS. 22A-22C, the processing steps of FIGS. 5A-5D can be performed to form first-tier sacrificial memory opening fill structures 148 in the first-tier memory openings 149, and to form first-tier sacrificial support structures 118 in the first-tier support openings 119. A first-tier structure (132, 142, 170, 148, 118) can be formed.

Referring to FIG. 23, the processing steps of FIG. 6 can be performed to form a second alternating stack (232, 242) of second insulating layers 232 and second sacrificial material layers 242, second stepped surfaces, a second retrostepped dielectric material portion 265, and a second insulating cap layer.

Referring to FIGS. 24A-24C, the processing steps of FIGS. 7A-7D can be performed with any suitable changes to form second-tier memory openings 249 and second-tier support openings 219. Specifically, the pattern of the second-tier memory openings 249 and the second-tier support openings 219 can be changed relative to the pattern of the second-tier memory openings 249 and the second-tier support openings 219 in the first exemplary structure. The pattern in a lithographically patterned photoresist layer employed as an etch mask to form the second-tier memory openings 249 and the second-tier support openings 219 may be the same as the pattern in a lithographically patterned photoresist layer employed as an etch mask to form the first-tier memory openings 149 and the first-tier support openings 119 at the processing steps of FIGS. 20A-20C. Thus, each second-tier memory opening 249 can be formed directly on a top surface of a first-tier sacrificial memory opening fill structure 148, and each second-tier support opening 219 can be formed directly on a top surface of a first-tier sacrificial support opening fill structure 118.

Referring to FIGS. 25A-25C, the processing steps of FIGS. 8A-8D can be performed to remove the first-tier sacrificial memory opening fill structures 148 and the firsttier sacrificial support opening fill structures 118. Inter-tier memory openings 49 and inter-tier support openings 19 can be formed through the first-tier alternating stack (132, 142) and the second-tier alternating stack (232, 242). While the present disclosure is described employing an embodiment in which a first-tier structure and a second-tier structure are formed, embodiments are expressly contemplated herein in which only one alternating stack of insulating layers and sacrificial material layers are employed, or more than two alternating stacks of insulating layers and sacrificial material layers are employed. Generally, at least one alternating stack of insulating layers (132, 232) and sacrificial material layers (142, 242) can be formed over a substrate (9, 10), and an array of memory openings 49 can be formed through the at support openings 119B that are positioned such that each 60 least one alternating stack {(132, 1421, (232, 242)) in a memory array region 100 in which each layer of the at least one alternating stack {(132, 1421, (232, 242))} is present.

> Referring to FIGS. 26A-26D, the processing steps of FIGS. 9A-9H can be performed to form a memory opening fill structure 58 within each memory opening 49, and to form a support pillar structure 20 within each support opening 19. In one embodiment, each support pillar structure 20 may

have a same set of structural components as a memory opening fill structure 58. The size of a support pillar structure 20 may be larger or smaller than the size of a memory opening fill structure **58**. Each layer within a support pillar structure 20 may have a same material composition and a 5 same thickness as a corresponding layer within a memory opening fill structure 58. The volume of a dielectric core 62 may be the same, or may be different, between a support pillar structure 20 and a memory opening fill structure 58. The volume of a drain region 63 may be the same as, or may be different, between a support pillar structure 20 and a memory opening fill structure 58. In the alternative configuration of the fourth exemplary structure that will be described below with respect to FIG. 32, the support pillar structure 20 has a different material composition (e.g., can 15 be made entirely of dielectric material) from the memory opening fill structure 58.

Generally, an array of memory opening fill structures 58 can be formed in an array of memory openings 49. An array of support pillar structures 20 can be formed through the 20 alternating stack {(132, 1421, (232, 242)} in a contact region 200 in which the sacrificial material layers (142, 242) have variable lateral extents that decrease with a vertical distance from the substrate (9, 10). A set of material portions can be simultaneously deposited in the memory openings 49 and in 25 the support openings 19 during formation of the arrays of memory opening fill structures 58 and the arrays of support pillar structures 20. Each support pillar structure 20 and each memory opening fill structure 58 can comprise a respective memory film 50 and a respective vertical semiconductor 30 channel **60**. Top surfaces of the memory opening fill structures 58 and top surfaces of the support pillar structures 20 can be located within a same horizontal plane such as the horizontal plane including the top surface of the second insulating cap layer 270.

Referring to FIGS. 27A-27D, a first contact-level dielectric layer 280 can be formed over the memory-level assembly. The first contact-level dielectric layer 280 is formed at a contact level through which various contact via structures are subsequently formed to the drain regions 63 and the 40 various electrically conductive layers that replaces the sacrificial material layers (142, 242) in subsequent processing steps.

Backside trenches **79** are subsequently formed through the first contact-level dielectric layer **280** and the memory- 45 level assembly. For example, a photoresist layer can be applied and lithographically patterned over the first contact-level dielectric layer **280** to form elongated openings that extend along a first horizontal direction hd1. An anisotropic etch process is performed to transfer the pattern in the 50 patterned photoresist layer through the first contact-level dielectric layer **280** and the memory-level assembly to a top surface of the semiconductor material layer **10**. The photoresist layer can be subsequently removed, for example, by ashing.

The backside trenches **79** extend along the first horizontal direction hd**1**, and thus, are elongated along the first horizontal direction hd**1**. The backside trenches **79** can be laterally spaced from each other along a second horizontal direction hd**2**, which can be perpendicular to the first horizontal direction hd**1**. The backside trenches **79** can extend through the memory array region (e.g., a memory plane) **100** and the contact region **200**. The first subset of the backside trenches **79** laterally divides the memory-level assembly (e.g., into memory blocks).

Generally, the array of support pillar structures 20 can be formed in a contact region 200 in which the sacrificial

material layers (142, 242) have variable lateral extents that decrease with a vertical distance from the substrate (9, 10). The insulating layers (132, 232) have variable lateral extents that decrease with a vertical distance from the substrate (9, 10). In one embodiment, the alternating stack {(132, 142), (232, 242)} comprises stepped surfaces including an adjoined set of horizontal surfaces and vertical surfaces, and at least one retro-stepped dielectric material portion (165, 265) can be located on the stepped surfaces of the alternating stack {(132, 142), (232, 242)}. At least one array of the support pillar structures 20 vertically extends through the at least one retro-stepped dielectric material portion (165, 265).

According to an aspect of the fourth embodiment of the present disclosure, a subset of the support pillar structures 20 are located within areas of the backside trenches 79 in a top-down view, i.e., has an areal overlap with the areas of the backside trenches 79 in a plan view. In one embodiment, lengthwise edges of the backside trenches 79 that laterally extend along the first horizontal direction hd1 overlap with areas of a respective row of support pillar structures 20A such that the each support pillar structure 20A in such row has an areal overlap with the backside trenches 79 is partially etched. Generally, the anisotropic etch process that forms the backside trenches 79 etches peripheral portions of a subset of an array of support pillar structures 20A in the contact region 200. In one embodiment, each support pillar structure 20A within the subset of the support pillar structures 20 can be partially etched by the anisotropic etch process such that a remaining portion of each support pillar structure **20**A has a respective sidewall that is physically exposed to a respective one of the backside trenches **79**.

In one embodiment, each of the backside trenches 79 comprises a respective pair of lengthwise sidewalls that laterally extend along the first horizontal direction hd1. 35 Portions of the support pillar structures **20**A located within sidewalls of each backside trench 79 are removed by the anisotropic etch process. Each support pillar structure 20A that is partially etched by the anisotropic etch process comprises a straight sidewall that is parallel to the first horizontal direction hd1 and physically exposed to a respective one of the backside trenches 79 after the anisotropic etch process. In one embodiment, the array of support pillar structures 20 comprises another subset of support pillar structures 20B that is embedded within a respective alternating stack of insulating layers (132, 232) and sacrificial material layers (142, 242) and is not physically exposed to any of the backside trenches 79 after the anisotropic etch

In one embodiment, a first alternating stack of first insulating layers 132 and first sacrificial material layers 142 can be located within a first-tier structure, and a second alternating stack of second insulating layers 232 and second sacrificial material layers 242 can be located within a second-tier structure that overlies the first-tier structure. Each support pillar structure 20 may comprise a first portion vertically extending through the first alternating stack (132, 142), and a second portion vertically extending through the second alternating stack (232, 242). In one embodiment, the first portion of each support pillar structure 20 can comprise a first straight sidewall, the second portion of the support pillar structure 20 comprises a second straight sidewall, and the first straight sidewall can be adjoined to the second straight sidewall by a laterally protruding portion of the support pillar structure 20 or by a horizontal surface of the support pillar structure.

For each alternating stack of insulating layers (132, 232) and sacrificial material layers (142, 242), a first backside

trench 79 can be formed on one side of the alternating stack {(132, 142), (232, 242)}, and second backside trench 79 can be formed on another side of the alternating stack {(132, 142), (232, 242). For each alternating stack of insulating layers (132, 232) and sacrificial material layers (142, 242), a first subset of the support pillar structures 20A that are partially etched during the anisotropic etch process can be physically exposed to a respective first backside trench 79, and a second subset of the support pillar structures 20A that are partially etched during the anisotropic etch process can 10 be physically exposed to a respective backside trench 79. The first subset of the support pillar structures 20A comprises a respective row of support pillar structures 20A that are arranged along the first horizontal direction hd1, and the second subset of the support pillar structures **20**A comprises 15 a respective row of support pillar structures 20A that are arranged along the first horizontal direction hd1. For each alternating stack of insulating layers (132, 232) and sacrificial material layers (142, 242), a third subset of the support pillar structures 20B can be embedded in the alternating 20 stack {(131, 142), (232, 242)} and at least one retro-stepped dielectric material portion (165, 265), and is laterally spaced from, and is not physically exposed to, any of the backside trenches 79.

At least one support pillar structure 20A within each 25 subset of the support pillar structures 20A that is physically exposed to a backside trench 79 may comprise a cylindrical sidewall segment in contact with layers within the alternating stack {(132, 142), (232, 242)} and a vertical planar sidewall segment adjoined to the cylindrical sidewall segment and physically exposed to a respective backside trench 79

Dopants of a second conductivity type, which is the opposite of the first conductivity type of the semiconductor material layer 9, can be implanted into a surface portion of 35 the semiconductor material layer 9 to form a source region 61 underneath the bottom surface of each backside trench 79

Referring to FIGS. **28**A-**28**D, backside recesses (**143**, **243**) can be formed by performing an isotropic etch process 40 that removes the sacrificial material layers (**142**, **242**) selective to the insulating layers (**132**, **232**), the memory opening fill structures **58**, and the support pillar structures **20**.

Specifically, an etchant that selectively etches the materials of the first and second sacrificial material layers (142, 45 242) with respect to the materials of the first and second insulating layers (132, 232), the first and second insulating cap layers (170, 270), and the material of the outermost layer of the memory films 50 can be introduced into the backside trenches **79** during the isotropic etch process. First backside 50 recesses 143 are formed in volumes from which the first sacrificial material layers 142 are removed. Second backside recesses 243 are formed in volumes from which the second sacrificial material layers 242 are removed. In one embodiment, the first and second sacrificial material layers (142, 55 242) can include silicon nitride, and the materials of the first and second insulating layers (132, 232), can be silicon oxide. In another embodiment, the first and second sacrificial material layers (142, 242) can include a semiconductor material such as germanium or a silicon-germanium alloy, 60 and the materials of the first and second insulating layers (132, 232) can be selected from silicon oxide and silicon nitride.

The isotropic etch process can be a wet etch process employing a wet etch solution, or can be a gas phase (dry) 65 etch process in which the etchant is introduced in a vapor phase into the backside trench **79**. For example, if the first

42

and second sacrificial material layers (142, 242) include silicon nitride, the etch process can be a wet etch process in which the fourth exemplary structure is immersed within a wet etch tank including phosphoric acid, which etches silicon nitride selective to silicon oxide, silicon, and various other materials employed in the art. In case the sacrificial material layers (142, 242) comprise a semiconductor material, a wet etch process (which may employ a wet etchant such as a KOH solution) or a dry etch process (which may include gas phase HCl) may be employed.

Each of the first and second backside recesses (143, 243) can be a laterally extending cavity having a lateral dimension that is greater than the vertical extent of the cavity. In other words, the lateral dimension of each of the first and second backside recesses (143, 243) can be greater than the height of the respective backside recess. A plurality of first backside recesses 143 can be formed in the volumes from which the material of the first sacrificial material layers 142 is removed. A plurality of second backside recesses 243 can be formed in the volumes from which the material of the second sacrificial material layers 242 is removed. Each of the first and second backside recesses (143, 243) can extend substantially parallel to the top surface of the substrate, which may be a top surface of the semiconductor material layer 9. A backside recess (143, 243) can be vertically bounded by a top surface of an underlying insulating layer (132 or 232) and a bottom surface of an overlying insulating layer (132 or 232). In one embodiment, each of the first and second backside recesses can have a uniform height throughout.

The arrays of support pillar structures 20 provide structural support to the insulating layers (132, 232) during formation of the backside recesses (143, 243) and until the backside recesses (143, 243) are filled with electrically conductive layers. In prior art devices which include only the support pillar structures 20B which are not physically exposed to any of the backside trenches 79 creates cantilevered edge regions of the insulating layers (132, 232) next to the backside trenches 79. The cantilevered edge regions overhang the respective backside recesses (143, 243) and are only supported by the support pillar structures 20B from one side which is distal from the backside trenches 79. This may cause the edge regions to deform downwards into the underlying backside recesses (143, 243) because the edge regions are not supported at the side exposed in the backside trenches 79. This may cause the edge regions of the insulating layers (132, 232) to collapse into the backside recesses (143, 243).

In contrast as shown in FIG. 28D, in the fourth embodiment of the present disclosure, the additional support pillar structures 20A which are physically exposed in one of the backside trenches 79 support the edge regions (132E, 232E) of the insulating layers (132, 232) that are exposed in the backside trenches 79. Thus, the edge regions (132E, 232E) of the insulating layers (132, 232) are supported from two sides by the respective support pillar structures 20A and 20B. Therefore, the edge regions (132E, 232E) of the insulating layers are not cantilevered and are less likely to deform and collapse into the underlying backside recesses (143, 243).

In one embodiment, a sidewall surface of each pedestal channel portion 11 can be physically exposed at each bottommost first backside recess after removal of the first and second sacrificial material layers (142, 242). Further, a top surface of the semiconductor material layer 9 can be physically exposed at the bottom of each backside trench 79. An annular dielectric spacer 116 can be formed around each

pedestal channel portion 11 by oxidation of a physically exposed peripheral portion of the pedestal channel portions 11. Further, a lower semiconductor oxide liner 126 can be formed from each physically exposed surface portion of the semiconductor material layer 9 and adjoined and physically exposed surfaces of the pedestal channel portions 11 concurrently with formation of the annular dielectric spacers 116. In case surfaces of the vertical semiconductor channels (i.e., dummy channels) **60** of a subset of the support pillar structures 20A are physically exposed to the backside 10 trenches 79, an upper semiconductor oxide liner 626 can be formed by oxidation of surface regions of each physically exposed portion of the vertical semiconductor (dummy) channels 60. In one embodiment, one or more of support pillar structures 20 that are physically exposed to the back- 15 side trenches 79 may comprise a vertical semiconductor (dummy) channel 60, a (dummy) memory film 50, and an upper semiconductor oxide liner 626 comprising an oxide (e.g., silicon oxide) of a semiconductor material of the vertical semiconductor channel 60.

In one embodiment, at least one support pillar structure 20A within a subset of the support pillar structures 20 that is physically exposed to the backside trenches 79 comprises a cylindrical sidewall segment (such as a cylindrical sidewall segment in contact with the first insulating layers 132 25 or in contact with the second insulating layers 232) and a vertical planar sidewall segment (such as an outer sidewall of an upper semiconductor oxide liner 626) that is adjoined to the cylindrical sidewall segment and physically exposed to a respective backside trench 79.

Referring to FIGS. 29A-29D, the processing steps of FIGS. 14A-14D can be performed to form electrically conductive layers (146, 246) in the backside recesses (143, 243). A backside blocking dielectric layer (not shown) can be optionally deposited in the backside recesses and the 35 backside trenches 79 and over the first contact-level dielectric layer 280. At least one conductive material can be deposited in the plurality of backside recesses (143, 243), on the sidewalls of the backside trenches 79, and over the first contact-level dielectric layer 280. A plurality of first elec- 40 trically conductive layers 146 can be formed in the plurality of first backside recesses 143, a plurality of second electrically conductive layers 246 can be formed in the plurality of second backside recesses 243, and a continuous metallic material layer (not shown) can be formed on the sidewalls of 45 each backside trench 79 and over the first contact-level dielectric layer 280. A backside cavity is present in the portion of each backside trench 79 that is not filled with the continuous metallic material layer. The deposited metallic material of the continuous metallic material layer can be 50 etched back from the sidewalls of each backside trench 79 and from above the first contact-level dielectric layer 280, for example, by an anisotropic or isotropic etch. Each remaining portion of the deposited metallic material in the first backside recesses constitutes a first electrically conduc- 55 tive layer 146. Each remaining portion of the deposited metallic material in the second backside recesses constitutes a second electrically conductive layer **246**. Each electrically conductive layer (146, 246) can be a conductive line structure. Thus, the first and second sacrificial material layers 60 (142, 242) can be replaced with the first and second conductive material layers (146, 246), respectively.

Each of the memory stack structures 55 comprises a vertical stack of memory elements located at each level of the electrically conductive layers (146, 246). A subset of the 65 electrically conductive layers (146, 246) can comprise word lines for the memory elements. The semiconductor devices

44

in the underlying peripheral device region 700 can comprise word line switch devices configured to control a bias voltage to respective word lines. The memory-level assembly is located over the semiconductor material layer 9. The memory-level assembly includes at least one alternating stack (132, 146, 232, 246) and memory stack structures 55 vertically extending through the at least one alternating stack (132, 146, 232, 246). Each of the at least one an alternating stack (132, 146, 232, 246) includes alternating layers of respective insulating layers (132 or 232) and respective electrically conductive layers (146 or 246). The at least one alternating stack (132, 146, 232, 246) comprises staircase regions that include terraces in which each underlying electrically conductive layer (146, 246) extends farther along the first horizontal direction hd1 than any overlying electrically conductive layer (146, 246) in the memory-level

Referring to FIGS. **30**A-**30**D, a conformal insulating material layer can be deposited in the backside trenches **79**, and can be anisotropically etched to form insulating spacers **74**. The insulating spacers **74** include an insulating material such as silicon oxide, silicon nitride, and/or a dielectric metal oxide. A cavity laterally extending along the first horizontal direction hd**1** is present within each insulating spacer **74**.

A backside contact via structure **76** can be formed in the remaining volume of each backside trench 79, for example, by deposition of at least one conductive material and removal of excess portions of the deposited at least one conductive material from above a horizontal plane including the top surface of the first contact-level dielectric layer 280 by a planarization process such as chemical mechanical planarization or a recess etch. The backside contact via structure **76** are electrically insulated in all lateral directions, and are laterally elongated along the first horizontal direction hd1. As such, the backside contact via structure 76 are laterally elongated along the first horizontal direction hd1. As used herein, a structure is "laterally elongated" if the maximum lateral dimension of the structure along a first horizontal direction is greater than the maximum lateral dimension of the structure along a second horizontal direction that is perpendicular to the first horizontal direction at least by a factor of 5. Each contiguous combination of an insulating spacer 74 and a backside contact via structure 76 constitutes a backside trench fill structure (74, 76) that fills a respective one of the backside trenches 79.

While the present disclosure is described employing an embodiment in which each backside trench fill structure (74, 76) comprises a combination of an insulating spacer 74 and a backside contact via structure 76, embodiments are expressly contemplated herein in which each backside trench is filled only with a dielectric material. In this case, each backside trench fill structure may fill the entire volume of a backside trench 79 and may consist essentially of at least one dielectric material. In this alternative embodiment, the source region 61 may be omitted, and a horizontal source line (e.g., direct strap contact) may contact an side of the lower portion of the semiconductor channel 60.

Generally, backside trench fill structures (74, 76) comprises a respective portion of a dielectric material that fills the backside trenches at least partly (such as the dielectric material of the insulating spacers 74). The dielectric material contacts a subset of the array of support pillar structures 20 that is physically exposed to the backside trenches 79. The dielectric material prevents the optional backside contact via structure (e.g., source electrode or local interconnect) 76 from contacting and electrically shorting the electrically

conductive layers or the dummy channels **60** in the support pillar structures **20**A). In one embodiment, each backside trench fill structure (**74**, **76**) comprises an insulating spacer **74** including the portion of the dielectric material and a backside contact via structure **76** that is laterally surrounded 5 by the insulating spacer **74**.

Referring to FIGS. 31A and 31B, the processing steps of FIGS. 15A-15E may be performed to form a second contactlevel dielectric layer 282 over the first contact-level dielectric layer 280. Layer contact via structures 86 can be formed 10 on a respective one of the electrically conductive layers (146, 246), and drain contact via structures 88 can be formed on a respective one of the drain regions 63. at least one upper interconnect level dielectric layer 284 can be formed over the contact-level dielectric layers (280, 282). Various upper 15 interconnect level metal structures can be formed in the at least one upper interconnect level dielectric layer 284. For example, the various upper interconnect level metal structures can include line-level metal interconnect structures (96, 98) embedded in a line-level dielectric layer 290. The 20 line-level metal interconnect structures (96, 98) can include bit lines 98 that contact a respective one of the drain contact via structures 88 and extend along the second horizontal direction (e.g., bit line direction) hd2 and perpendicular to the first horizontal direction (e.g., word line direction) hd1. 25 Additional metal interconnect structures (not shown) and additional dielectric material layers (not shown) may be formed to provide electrical interconnection among the various components of a three-dimensional memory device in the fourth exemplary structure.

Referring to FIG. 32, a region including a support pillar structure 20A' and a backside trench fill structure (74, 76) in an alternative configuration of the fourth exemplary structure is illustrated. The alternative configuration of the fourth exemplary structure can be derived from the fourth exem- 35 plary structure by forming first-tier support openings 119 and filling the first-tier support openings with first-tier support structures 20A1 prior to, or after, formation of first-tier memory openings 149 and first-tier sacrificial memory opening fill structures 148. In this case, the first-tier 40 support structures 20A may consist essentially of a first dielectric fill material such as silicon oxide (e.g., doped or undoped silicate glass) or a polymer material. Likewise, second-tier support openings 219 can be formed and can be subsequently filled with second-tier support structures 20A2 45 prior to, or after, formation of second-tier memory openings 249 and second-tier sacrificial memory opening fill structures 248. In this case, the second-tier support structures 20A2 may consist essentially of a second dielectric fill material such as silicon oxide e.g., doped or undoped silicate 50 glass) or a polymer material. A contiguous stack of a first-tier support structure 20A1 and a second-tier support structure 20A2 constitutes a support pillar structure 20A', which can replace the support pillar structures 20A illustrated in FIG. 27D. Subsequently, the processing steps of 55 FIGS. 27A-31B can be performed. The dielectric material of the support pillar structure 20A' may be a flowable dielectric material, such as spin-on glass or a polymer material which completely fills the support openings (119, 219) without leaving airgaps or voids in the support pillar structure 20A' 60

A subset of the support pillar structures 20A' can be partially etched during formation of the backside trenches 79, and thus, may include planar sidewall segments that laterally extend along the first horizontal direction hd1. Each planar sidewall segment of a support pillar structure 20A' 65 can be adjoined to vertical edges of a respective cylindrical sidewall segment of the support pillar structure 20A'. In one

46

embodiment, a support pillar structure 20A' may include a first-tier support structure 20A1, which is a first portion embedded in the first-tier structure. The first-tier support structure 20A1 may comprise a first straight sidewall. The support pillar structure 20A' may include a second-tier support structure 20A2, which is a second portion embedded in the second-tier structure. The second-tier support structure 20A2 may comprise a second straight sidewall. The first straight sidewall may be adjoined to the second straight sidewall by a laterally protruding portion (which can be formed at the level of the first insulating cap layer 170) of the support pillar structure 20A' or by a horizontal surface of the support pillar structure **20**A' (such as a horizontal surface that contacts a bottom surface of the second-tier structure. In one embodiment, each of the support pillar structures 20A' may consist essentially of a dielectric fill material (such as undoped silicate glass, a doped silicate glass or a polymer material).

Referring to FIGS. 20A-32 and according to the fourth embodiment of the present disclosure, a three-dimensional memory device comprises first and second alternating stacks of insulating layers (132, 232) and electrically conductive layers (167, 246) located over a substrate (9, 10), a backside trench 79 separating the first and the second alternating stacks, the backside trench laterally extends along a first horizontal direction hd1, an array of memory openings 49 vertically extending through the first and the second alternating stacks in a memory array region 100 in which each layer of the at least one alternating stack is present, an array of memory opening fill structures **58** located within the array of memory openings, wherein each of the memory opening fill structures comprises a memory film 50 and a vertical semiconductor channel 60, an array of support pillar structures 20 vertically extending through the first and second alternating stacks in a contact region 200 in which the electrically conductive layers (146, 246) have variable lateral extents that decrease with a vertical distance from the substrate (9, 10), and a backside trench fill structure (74, 76) located in the backside trench 79 and contacting a first subset (20A, 20A') of the support pillar structures 20.

In one embodiment, at least one support pillar structure (20A or 20A') within the first subset of the support pillar structures (20A or 20A') comprises a cylindrical sidewall segment in contact with the insulating layers and the electrically conductive layers within the first alternating stack {(132, 146), (232, 246)} and a vertical planar sidewall segment (such as a sidewall of an upper semiconductor oxide liner 626) adjoined to the cylindrical sidewall segment and contacting a dielectric material 74 of the backside trench fill structure (74, 76). In one embodiment, the first backside trench fill structure (74, 76) comprises an insulating spacer 74 and a backside contact via structure 76 that is laterally surrounded by the insulating spacer 74.

In one embodiment, the first and second alternating stacks comprise stepped surfaces including an adjoined set of horizontal surfaces and vertical surfaces; a retro-stepped dielectric material portion (165 or 265) is located on the stepped surfaces of the first and second alternating stacks; and the array of the support pillar structures 20 vertically extends through the retro-stepped dielectric material portion (165 or 265). In one embodiment, the three-dimensional memory device comprises contact via structures (such as layer contact via structures 86) vertically extending through the retro-stepped dielectric material portion (165 or 265) and contacting a top surface of a respective one of the electrically conductive layers (146, 246) at or underneath the stepped surfaces of the first and second alternating stacks.

In one embodiment, a second subset (20A, 20A') of the support pillar structures 20 contacts the insulating layers (132, 232) and the electrically conductive layers (146, 246) of the second alternating stack and the backside trench fill structure (74, 76). In one embodiment, a third subset 20B of the support pillar structures 20 is embedded in the first and second alternating stacks and the retro-stepped dielectric material portion, and is laterally spaced from, and does not contact the backside trench fill structure (74, 76).

In one embodiment shown in FIG. 27D, the first subset 10 (20A, 20A') of the support pillar structures comprises a row of support pillar structures (20A or 20A') that are arranged along the first horizontal direction hd1. In one embodiment, one or more of the support pillar structures (20A or 20A') within the first subset of the support pillar structures 20 can 15 comprise a vertical semiconductor (dummy) channel 60, a (dummy) memory film 50, and a semiconductor oxide liner 626 comprising an oxide of a semiconductor material of the vertical semiconductor channel 60; and the semiconductor oxide liner 626 directly contacts the backside trench fill 20 structure (74, 76). In another embodiment, each of the support pillar structures 20A' consists essentially of a dielectric material as illustrated in FIG. 32.

In one embodiment, top surfaces of the memory opening fill structures 58 and top surfaces of the support pillar 25 structures 20 or 20') are located within a same horizontal plane.

In one embodiment, the first alternating stack {(132, 146), (232, 246)} comprises a first tier of first insulating layers 132 and first electrically conductive layers 146 located within a 30 first-tier structure and a second tier of second insulating layers 232 and second electrically conductive layers 246 located within a second-tier structure that overlies the first-tier structure; and a support pillar structure 20A' of the array of support pillar structures 20 comprises a first portion 20A1 35 vertically extending through the first tier, a second portion 20A2 vertically extending through the second tier.

In one embodiment, the first portion 20A1 of the support pillar structure 20A' comprises a first straight sidewall; the second portion 20A2 of the support pillar structure 20A' 40 comprises a second straight sidewall; and the first straight sidewall is adjoined to the second straight sidewall by a laterally protruding portion of the support pillar structure or by a horizontal surface of the support pillar structure 20A'.

Referring to all figures and all embodiments, a first subset 45 (20A' or 128) of the support pillar structures consist essentially of a dielectric material, a second subset (20B or 20) of the support pillar structures comprises a same set of materials (e.g., vertical semiconductor channel and memory film) as the memory opening fill structures 58, and the first subset 50 of the support pillar structures is located closer to the backside trench fill structure (74, 76) than the second subset of the support pillar structures.

Referring to FIG. 33, a fifth exemplary structure according to a fifth embodiment of the present disclosure is 55 illustrated, which can be the same as the first exemplary structure illustrated in FIG. 1. The substrate semiconductor layer 9 can include various doped semiconductor material layers. For example, the substrate semiconductor layer 9 may include a first doped semiconductor material layer 9B, and a third doped semiconductor material layer 9C. The various doped semiconductor material layers (9A, 9B, 9C) can include various doped semiconductor wells having a doping of different conductivity types. A first-tier alternating stack of 65 first insulating layers 132 and first sacrificial material layers 142 can be formed over a substrate.

Referring to FIGS. 34A and 34B, the processing steps of FIG. 2 can be performed to form a first retro-stepped dielectric material portion 165 and an inter-tier dielectric layer (not illustrated) can be optionally formed. The processing steps of FIGS. 3A-3D can be subsequently performed to form various openings through the first-tier alternating stack (132, 142).

According to an aspect of the present disclosure, additional openings can be formed within the areas of the backside trenches **79** according to the fifth embodiment of the present disclosure. The additional openings are herein referred to as backside support openings **749**. Generally, a row of backside support openings **749** laterally extending along the first horizontal direction hd**1** can be formed within the area of each backside trench **79**. Generally, an array of first-tier memory openings **149**, first-tier support openings **119**, and rows of backside support openings **749** can be formed through the first-tier alternating stack (**132**, **142**) by performing an anisotropic etch process.

Referring to FIG. 35, the processing steps of FIG. 4 can be performed to form pedestal channel portions 11 at the bottom of the first-tier memory openings 149. In one embodiment, the substrate semiconductor layer 9 may include a single crystalline semiconductor material, and the pedestal channel portions 11 can include a single crystalline semiconductor material having a doping of a first conductivity type and epitaxially aligned to the single crystalline semiconductor material in the substrate semiconductor layer 9. A single crystalline semiconductor material portion can be formed at the bottom of each backside support opening **749**. The single crystalline semiconductor material portion is herein referred to as a backside epitaxial pedestal structure 711. In one embodiment, a selective epitaxy process can be performed to simultaneously form pedestal channel portions 11 at bottom regions of the array of first-tier memory openings 149 and backside epitaxial pedestal structures 711 at bottom regions of the backside support openings 749 during the same growth step. A row of backside epitaxial pedestal structures 711 can be formed in each respective row of backside support openings 749 by performing the selective epitaxy process.

Referring to FIG. 36, upper portions of the first-tier memory openings 149 and the backside support openings 749 can be optionally laterally expanded. For example, if the first insulating cap layer 170 comprises a doped silicate glass and if the first-tier insulating layers 132 comprise undoped silicate glass, a wet etch process employing dilute hydrofluoric acid can be performed to laterally expand portions of the first-tier memory openings 149 and the backside support openings 749 at the levels of the first insulating cap layer 170.

Referring to FIG. 37, the processing steps of FIGS. **5**A-**5**D can be performed to deposit a sacrificial fill material in the various openings in the first-tier alternating stack (132, 142). For example, first-tier sacrificial memory opening fill structures 148 can be formed in the first-tier memory openings 149, first-tier sacrificial support structures 118 (illustrated in FIGS. 5A-5D) can be formed in the first-tier support openings 119, auxiliary support pillar structures 128 (illustrated in FIGS. 5A-5D) can be formed in the auxiliary support openings 129, and a row of support via structures 748 is formed on the row of backside epitaxial pedestal structures **711**. In one embodiment, the sacrificial fill material may include an amorphous semiconductor material or a polycrystalline semiconductor material. For example, the sacrificial fill material may include amorphous silicon, polycrystalline silicon, or a silicon-germanium alloy. Each

contiguous combination of a backside epitaxial pedestal structure and a support via structure 748 constitutes a backside support pillar structure (711, 748).

In one embodiment, the support via structures 748 can be formed by deposition and planarization of the sacrificial fill material. In one embodiment, top surfaces of the support via structures 748 can be located within a horizontal plane including a top surface of the first insulating cap layer 170. In one embodiment, at least one additional alternating stack of insulating layers and sacrificial material layers can be subsequently formed over the first-tier alternating stack (132, 142). In this case, the top surfaces of the rows of backside support pillar structures (711, 748) are located at, or underneath, a horizontal plane including bottom surfaces 15 of the additional alternating stack to be subsequently

Referring to FIG. 38, the processing steps of FIG. 6 can be performed to form a second-tier alternating stack of second insulating layers 232 and second sacrificial material 20 layers 242. A second retro-stepped dielectric material portion 265, a second insulating cap layer 270, and drain-selectlevel isolation structures 72 can be subsequently formed.

Referring to FIGS. 39A and 39B, the processing steps of FIGS. 7A-7D can be performed to form second-tier memory 25 openings 249 and second-tier support openings 219 (illustrated in FIGS. 7A-7D) can be formed through the secondtier alternating stack (232, 242). Each second-tier memory opening 249 can be formed on a top surface of a respective one of the first-tier sacrificial memory opening fill structures 30 148. Each second-tier support opening 219 can be formed on a top surface of a respective one of the first-tier sacrificial support structures 118. However, no openings are formed over the support pillar structures (711, 748) during this step.

Referring to FIG. 40, the processing steps of FIGS. 35 8A-8D can be performed to form memory openings 49 and support openings 19. The first-tier sacrificial memory opening fill structures 148 are removed from the first-tier memory openings 149 and the first-tier sacrificial support ings 119 during this step. However, the support via structures 748 are not removed during this step. The memory openings 49 vertically extend through multiple tiers of alternating stacks, and are herein referred to as inter-tier memory openings. The support openings 19 vertically 45 extend through multiple tiers of alternating stacks, and are herein referred to as inter-tier support openings.

Referring to FIG. 41, the processing steps of FIGS. 9A-9H can be performed to form a memory opening fill structure 58 within each memory opening 49, and to form 50 primary support pillar structure 20 within each support opening 19. Each of the memory opening fill structures 58 comprises a vertical semiconductor channel 60 and a memory film **50**. In one embodiment, each of the memory opening fill structures 58 comprises a respective pedestal 55 channel portion 11 including a respective single crystalline semiconductor material that is epitaxially aligned to a single crystalline semiconductor material within the substrate semiconductor layer 9 in the substrate 8. In one embodiment, each of the backside support pillar structures (711, 60 748) comprises a backside epitaxial pedestal structure 711 having a same material composition as the pedestal channel portions 11 and underlying the support via structures 748.

Referring to FIG. 42, a contact-level dielectric layer 280 can be formed by depositing a dielectric material over the 65 second-tier alternating stack (232, 242) and the array of memory opening fill structures 58.

Referring to FIGS. 43A-43B, the processing steps of FIGS. 11A-11D can be performed to form backside trenches 79. The pattern of the backside trenches 79 can be the same as in the first exemplary structure. The backside trenches 79 can be formed through the second-tier alternating stack (232, 242) and the first-tier alternating stack (132, 142) selective to the support via structures 748. In one embodiment, the support via structures 748 can include a semiconductor material, and an anisotropic etch process that etches the materials of the alternating stacks (132, 142, 232, 242) selective to the semiconductor material can be performed to form the backside trenches 79. In one embodiment, the backside support pillar structures (711, 748) can have a greater width along a second horizontal direction that is perpendicular to the first horizontal direction hd1 than a physically exposed portion of a top surface of each backside support pillar structures (711, 748). First segments of sidewalls of the backside support pillar structures (711, 748) can be physically exposed to the backside trenches 79. Second segments of the sidewalls of the backside support pillar structures (711, 748) can contact the sidewalls of the alternating stacks {(132, 142), (232, 242)}. The backside support pillar structures reduce or prevent the alternating stacks from toppling sideways into the backside trenches.

Referring to FIG. 44, the processing steps of FIGS. 12A-12D can be performed to form backside recesses (143, 243). The backside recesses (143, 242) can be formed by removing the first sacrificial material layers 142 and the second sacrificial material layers 242 selective to the first insulating layers 132 and the second insulating layers 232. The isotropic etch process that removes the sacrificial material layers (142, 242) can be selective to the materials of the backside support pillar structures (711, 748). For example, if the sacrificial material layers (142, 242) include silicon nitride, a wet tech process employing hot phosphoric acid can be performed to remove the materials of the sacrificial material layers (142, 242).

Referring to FIG. 45, an oxidation process can be perstructures 118 are removed from the first-tier support open- 40 formed to convert physically exposed surface regions of semiconductor material portions. The processing steps of FIGS. 12A-12D may be employed to perform the oxidation process. For example, the oxidation process can oxide physically exposed peripheral portion of the pedestal channel portions 11, physically exposed surface portion of the semiconductor material layer 9, and physically exposed surface portions of the support via structures 748 that are exposed in the backside recesses (143, 243) and in the backside trenches 79. An annular dielectric spacer 116 (illustrated in FIG. 12A) can be formed around each pedestal channel portion 11 by oxidation of a physically exposed peripheral portion of the pedestal channel portions 11. Further, a semiconductor oxide portion (not shown) can be formed from each physically exposed surface portion of the semiconductor material layer 9 concurrently with formation of the annular dielectric spacers. Surface portions of each support via structures 748 can be oxidized to form a dielectric oxide liner 746. If the support via structures 748 comprise amorphous silicon or polysilicon, then the dielectric oxide liner 746 comprises silicon oxide. In one embodiment, a dielectric oxide liner 746 may cover and contact an entirety of a top surface and exposed portions of the sidewalls of a support via structure 748. The thickness of the dielectric oxide liner **746** may be in a range from 2 nm to 10 nm, although lesser and greater thicknesses may also be employed. A row of backside support pillar structures (711, 748, 746) can be formed in each backside trench 79.

Upon formation of the dielectric oxide liners **746**, each backside support pillar structure (**711**, **748**, **746**) can comprise a backside epitaxial pedestal structure **711**, a support via structure **748**, and a dielectric oxide liner **746**. In one embodiment, each of the backside support pillar structures (**711**, **748**, **746**) may comprise a support via structure **748** comprising a semiconductor material, and a dielectric oxide liner **746** comprising a dielectric oxide of the semiconductor material and laterally surrounding the support via structure

Referring to FIG. 46, the processing steps of FIGS. 13A-13D can be performed to deposit at least one conductive material in the plurality of backside recesses (143, 243), on the sidewalls of the backside trench 79, over each of the backside support pillar structures (711, 748, 746), and over 15 the first contact-level dielectric layer 280. The at least one conductive material can include at least one metallic material, i.e., an electrically conductive material that includes at least one metallic element. A plurality of first electrically conductive layers 146 can be formed in the plurality of first 20 backside recesses 143, a plurality of second electrically conductive layers 246 can be formed in the plurality of second backside recesses 243, and a continuous metallic material layer 46L can be formed on the sidewalls of each backside trench 79 and over the first contact-level dielectric 25 layer 280. Thus, the first and second sacrificial material layers (142, 242) can be replaced with the first and second conductive material layers (146, 246), respectively. Specifically, each first sacrificial material layer 142 can be replaced with an optional portion of the backside blocking dielectric 30 layer and a first electrically conductive layer 146, and each second sacrificial material layer 242 can be replaced with an optional portion of the backside blocking dielectric layer and a second electrically conductive layer 246. A backside cavity is present in the portion of each backside trench 79 that is not 35 filled with the continuous metallic material layer 46L.

Referring to FIG. 47, residual conductive material can be removed from inside the backside trenches 79. Specifically, the deposited metallic material of the continuous metallic material layer 46L can be etched back from the sidewalls of 40 each backside trench 79, from above each of the backside support pillar structures (711, 748, 746), and from above the first contact-level dielectric layer 280, for example, by an anisotropic or isotropic etch. Each remaining portion of the deposited metallic material in the first backside recesses 45 constitutes a first electrically conductive layer 146. Each remaining portion of the deposited metallic material in the second backside recesses constitutes a second electrically conductive layer 246. Each electrically conductive layer (146, 246) can be a conductive line structure.

A subset of the second electrically conductive layers 246 located at the levels of the drain-select-level isolation structures 72 constitutes drain side select gate electrodes. A subset of the first electrically conductive layers 146 located at each level of the annular dielectric spacers (not shown) 55 constitutes source side select gate electrodes. A subset of the electrically conductive layer (146, 246) located between the drain select gate electrodes and the source select gate electrodes can function as combinations of a control gate and a word line located at the same level. The control gate 60 electrodes within each electrically conductive layer (146, 246) are the control gate electrodes for a vertical memory device including the memory stack structure 55.

Each of the memory stack structures 55 comprises a vertical stack of memory elements located at each level of 65 the electrically conductive layers (146, 246). A subset of the electrically conductive layers (146, 246) can comprise word

52

lines for the memory elements. The semiconductor devices in the underlying peripheral device region 700 can comprise word line switch devices configured to control a bias voltage to respective word lines. The memory-level assembly is located over the semiconductor material layer 9. The memory-level assembly includes at least one alternating stack (132, 146, 232, 246) and memory stack structures 55 vertically extending through the at least one alternating stack (132, 146, 232, 246). Each of the at least one an alternating 10 stack (132, 146, 232, 246) includes alternating layers of respective insulating layers (132 or 232) and respective electrically conductive layers (146 or 246). The at least one alternating stack (132, 146, 232, 246) comprises staircase regions that include terraces in which each underlying electrically conductive layer (146, 246) extends farther along the first horizontal direction hd1 than any overlying electrically conductive layer (146, 246) in the memory-level assembly.

Referring to FIGS. 48A and 48B, an insulating spacer 74 can be formed in each backside trench 79. For example, a dielectric material such as silicon oxide can be conformally deposited and can be anisotropically etched. Each remaining portion of the dielectric material comprises an insulating spacer 74. Each insulating spacer 74 can contact a sidewall of a respective first alternating stack of insulating layers (132, 232) and electrically conductive layers (146, 246), a sidewall of a respective second alternating stack of insulating layers (132, 232) and electrically conductive layers (146, 246), and segments of sidewalls of a row of backside support pillar structures (711, 748, 746) exposed in the backside trenches 79.

At least one conductive material can be deposited in remaining volumes of the backside trenches 79 to form backside contact via structures 76. In one embodiment, each backside contact via structure 76 can comprise a continuous upper backside contact via portion that overlies a horizontal plane HP including top surfaces of the backside support pillar structures (711, 748, 746), and a plurality of lower backside contact via portions that underlie the horizontal plane HP including the top surfaces of the row of backside support pillar structures (711, 748, 746) and are laterally spaced apart from each other respective backside support pillar structures (711, 748, 746). Each backside contact via structure 76 can contact the top surfaces of a respective row of backside support pillar structures (711, 748, 746).

In one embodiment, the at least one conductive material may include a doped semiconductor material and a metallic material. In this case, the doped semiconductor material can be deposited in the backside trenches 79, and can be vertically recessed to form a doped semiconductor contact via portion **76**A. A metallic material can be subsequently deposited in remaining volumes of the backside trenches 79, and excess portions of the metallic material can be removed from above the horizontal plane including the top surface of the first contact-level dielectric layer 280. A metallic contact via portion 76B can be formed above the doped semiconductor contact via portion 76A in each backside trench 79. A row of backside support pillar structures (711, 748, 746) within each backside trench 79 can contact first portions of the top surface of the substrate semiconductor layer 9. Each backside contact via structure 76 may comprise a doped semiconductor contact via portion 76A that contacts second portions of the top surface of the substrate semiconductor layer 9 and top surfaces of a row of backside support pillar structures (711, 748, 746). Further, each backside contact via structure 76 may comprise a metallic contact via portion **76**B that contacts a top surface of the doped semiconductor

contact via portion **76**A. A horizontal interface between the metallic contact via portion **76**B and the doped semiconductor contact via portion **76**A can be located within a horizontal plane overlying topmost surfaces of the row of backside support pillar structures (**711**, **748**, **746**).

Subsequently, the processing steps of FIGS. 15 and 16 can be performed to form various contact via structures and metal interconnect structures.

Referring FIG. 49, an alternative embodiment of the fifth exemplary structure according to the fifth embodiment of the present disclosure is illustrated. The alternative embodiment can be derived by forming more than two tiers of alternating stacks. In this case, the support via structures 748 can be formed concurrently with formation of sacrificial memory opening fill structures after formation of second-tier alter- 15 nating stack (232, 242). In this embodiment, the support via structures 748 and sacrificial memory opening fill structures vertically extend through the first-tier alternating stack (132, 142) and the second-tier alternating stack (232, 242). In a final device structure, a first alternating stack and a second 20 alternating stack can be laterally spaced apart by a backside trench 79. Each of the first alternating stack and the second alternating stack can comprise a first-tier alternating stack (132, 146) and a topmost-tier alternating stack (such as a third-tier alternating stack (332, 346) of third insulating 25 layers 332 and third electrically conductive layers 346) that overlies the first-tier alternating stack (132, 246). In one embodiment, the top surfaces of a row of backside support pillar structures (711, 748, 746) can be located at, or underneath, a horizontal plane including bottom surfaces of 30 the topmost-tier alternating stacks.

Referring to all drawings and according to various embodiments of the present disclosure, a three-dimensional memory device is provided, which comprises: first and second alternating stacks of insulating layers (132, 232) and 35 electrically conductive layers (146, 246) located over a substrate; a backside trench 79 located between the first and second alternating stacks and laterally extending along a first horizontal direction hd1; memory openings 49 vertically extending through a respective one of the first and second 40 alternating stacks; memory opening fill structures 58 located within the memory openings 49, wherein each of the memory opening fill structures 58 comprises a memory film 50 and a vertical semiconductor channel 60; and a backside trench fill structure {74, 76, (711, 748, 746)} located in the 45 backside trench 79 and comprising a row of backside support pillar structures (711, 748, 746) and contacting first portions of a top surface of the substrate, and a backside contact via structure 76 contacting second portions of the top surface of the substrate.

In one embodiment, the backside contact via structure 76 comprises a continuous upper backside contact via portion that overlies a horizontal plane HP including top surfaces of the row of backside support pillar structures (711, 748, 746) and a plurality of lower backside contact via portions that 55 underlie the horizontal plane HP including the top surfaces of the row of backside support pillar structures (711, 748, 746) and are laterally spaced apart from each other by the row of backside support pillar structures (711, 748, 746).

In one embodiment, the backside contact via structure **76** 60 contacts the top surfaces of the row of backside support pillar structures (**711**, **748**, **746**). In one embodiment, the backside trench fill structure {**74**, **76**, (**711**, **748**, **746**)} comprises an insulating spacer **74** contacting a sidewall of the first alternating stack, a sidewall of the second alternating stack, and segments of sidewalls of the row of backside support pillar structures (**711**, **748**, **746**). In one embodiment,

54

additional segments of the sidewalls of the rows of backside support pillar structures (711, 748, 746) contact portions of the sidewalls of the first alternating stack and the second alternating stack.

In one embodiment, each of the backside support pillar structures (711, 748, 746) comprises a support via structure 748 comprising a semiconductor material and a dielectric oxide liner 746 comprising a dielectric oxide of the semiconductor material and laterally surrounding the support via structure 748. In one embodiment, the dielectric oxide liner 746 covers and contacts an entirety of a top surface of the support via structure 748.

In one embodiment, each of the memory opening fill structures 58 comprises a respective pedestal channel portion 11 including a respective single crystalline semiconductor material that is epitaxially aligned to a single crystalline semiconductor material within the substrate; and each of the backside support pillar structures (711, 748, 746) comprises a backside epitaxial pedestal structure 711 having a same material composition as the pedestal channel portions 11 and underlying the support via structures 748. In one embodiment, one of the backside support pillar structures (711, 748, 746) has a greater width along a second horizontal direction hd1 that is perpendicular to the first horizontal direction hd1 than a contact area between the backside contact via structure 76 and the one of the backside support pillar structures (711, 748, 746).

In one embodiment, each of the first alternating stack and the second alternating stack comprises a first-tier alternating stack (132, 142) and a topmost-tier alternating stack (such as a second-tier alternating stack (232, 242) or a third-tier alternating stack (332, 342)) that overlies the first-tier alternating stack; and the top surfaces of the row of backside support pillar structures (711, 748, 746) are located at, or underneath, a horizontal plane including bottom surfaces of the topmost-tier alternating stacks.

In one embodiment, the backside contact via structure **76** comprises: a doped semiconductor contact via portion **76**A that contacts the second portions of the top surface of the substrate and top surfaces of the row of backside support pillar structures (**711**, **748**, **746**); and a metallic contact via portion **76**B that contacts a top surface of the doped semiconductor contact via portion **76**A. In one embodiment, a horizontal interface between the metallic contact via portion **76**B and the doped semiconductor contact via portion **76**A is located within a horizontal plane overlying topmost surfaces of the row of backside support pillar structures (**711**, **748**, **746**).

The backside support pillar structures (711, 748, 746) are located at bottom regions of the backside trenches 79, and provide structural support to neighboring alternating stacks of insulating layers (132, 232) and sacrificial material layers (142, 242). Tilting or deformation of the alternating stacks of insulating layers (132, 232) and sacrificial material layers (142, 242) can be prevented or reduced due to the presence of the backside support pillar structures (711, 748, 746) during replacement of the sacrificial material layers (142, 242) with electrically conductive layers (146, 246). Thus, structural deformation in the three-dimensional memory array is reduced through use of the backside support pillar structures (711, 748, 746).

Although the foregoing refers to particular embodiments, it will be understood that the disclosure is not so limited. It will occur to those of ordinary skill in the art that various modifications may be made to the disclosed embodiments and that such modifications are intended to be within the scope of the disclosure. Compatibility is presumed among

all embodiments that are not alternatives of one another. The word "comprise" or "include" contemplates all embodiments in which the word "consist essentially of" or the word "consists of" replaces the word "comprise" or "include," unless explicitly stated otherwise. Where an embodiment 5 employing a particular structure and/or configuration is illustrated in the present disclosure, it is understood that the present disclosure may be practiced with any other compatible structures and/or configurations that are functionally equivalent provided that such substitutions are not explicitly 10 forbidden or otherwise known to be impossible to one of ordinary skill in the art. All of the publications, patent applications and patents cited herein are incorporated herein by reference in their entirety.

What is claimed is:

- 1. A three-dimensional memory device, comprising:
- first and second alternating stacks of insulating layers and electrically conductive layers located over a substrate;
- a backside trench located between the first and second alternating stacks and laterally extending along a first 20 horizontal direction;
- memory openings vertically extending through a respective one of the first and second alternating stacks;
- memory opening fill structures located within the memory openings, wherein each of the memory opening fill 25 structures comprises a memory film and a vertical semiconductor channel; and
- a backside trench fill structure located in the backside trench and comprising a row of backside support pillar structures and contacting first portions of a top surface 30 of the substrate, and a backside contact via structure contacting second portions of the top surface of the substrate.
- 2. The three-dimensional memory device of claim 1, wherein the backside contact via structure comprises a 35 wherein a horizontal interface between the metallic contact continuous upper backside contact via portion that overlies a horizontal plane including top surfaces of the row of backside support pillar structures and a plurality of lower backside contact via portions that underlie the horizontal support pillar structures and are laterally spaced apart from each other by the row of backside support pillar structures.
- 3. The three-dimensional memory device of claim 1, wherein the backside contact via structure contacts the top surfaces of the row of backside support pillar structures.
- **4**. The three-dimensional memory device of claim **1**, wherein the backside trench fill structure comprises an insulating spacer contacting a sidewall of the first alternating stack, a sidewall of the second alternating stack, and segments of sidewalls of the row of backside support pillar 50 structures.
- 5. The three-dimensional memory device of claim 4. wherein additional segments of the sidewalls of the rows of backside support pillar structures contact portions of the sidewalls of the first alternating stack and the second alter- 55 nating stack.
- 6. The three-dimensional memory device of claim 1, wherein each of the backside support pillar structures comprises a support via structure comprising a semiconductor material and a dielectric oxide liner comprising a dielectric 60 oxide of the semiconductor material and laterally surrounding the support via structure.
- 7. The three-dimensional memory device of claim 6, wherein the dielectric oxide liner covers and contacts an entirety of a top surface of the support via structure.
- 8. The three-dimensional memory device of claim 6, wherein:

56

- each of the memory opening fill structures comprises a respective pedestal channel portion including a respective single crystalline semiconductor material that is epitaxially aligned to a single crystalline semiconductor material within the substrate; and
- each of the backside support pillar structures comprises a backside epitaxial pedestal structure having a same material composition as the pedestal channel portions and underlying the support via structures.
- 9. The three-dimensional memory device of claim 6, wherein one of the backside support pillar structures has a greater width along a second horizontal direction that is perpendicular to the first horizontal direction than a contact area between the backside contact via structure and the one 15 of the backside support pillar structures.
 - 10. The three-dimensional memory device of claim 1,
 - each of the first alternating stack and the second alternating stack comprises a first-tier alternating stack and a topmost-tier alternating stack that overlies the first-tier alternating stack; and
 - the top surfaces of the row of backside support pillar structures are located at, or underneath, a horizontal plane including bottom surfaces of the topmost-tier alternating stacks.
 - 11. The three-dimensional memory device of claim 1, wherein the backside contact via structure comprises:
 - a doped semiconductor contact via portion that contacts the second portions of the top surface of the substrate and top surfaces of the row of backside support pillar structures; and
 - a metallic contact via portion that contacts a top surface of the doped semiconductor contact via portion.
 - 12. The three-dimensional memory device of claim 11, via portion and the doped semiconductor contact via portion is located within a horizontal plane overlying topmost surfaces of the row of backside support pillar structures.
- 13. The three-dimensional memory device of claim 1, plane including the top surfaces of the row of backside 40 wherein the backside trench comprises a pair of lengthwise sidewalls that laterally extend straight along the first horizontal direction, and an entirety of the backside trench fill structure is located between the pair of lengthwise sidewalls.
 - 14. The three-dimensional memory device of claim 13, 45 wherein:
 - the backside trench fill structure comprises a set of contiguous material portions that are continuously interconnected among one another and located entirely between the first alternating stack and the second alternating stack; and
 - the row of backside support pillar structures are laterally spaced apart from each other.
 - 15. The three-dimensional memory device of claim 14, wherein:
 - the set of contiguous material portions of the backside trench fill structure comprises an insulating spacer that laterally surrounds the row of backside support pillar structures and the backside contact via structure; and outer sidewalls of the insulating spacer are in direct contact with the pair of lengthwise sidewalls.
 - 16. The three-dimensional memory device of claim 1, wherein each of the backside support pillar structures comprises a support via structure consisting essentially of an amorphous semiconductor material or a polycrystalline semiconductor material.
 - 17. The three-dimensional memory device of claim 16, wherein each of the backside support pillar structures further

comprises a dielectric oxide liner that consists of a dielectric oxide material of a semiconductor material of the support via structure and laterally surrounding the support via structure

18. The three-dimensional memory device of claim 17, 5 wherein each of the backside support pillar structures further comprises a backside epitaxial pedestal structure comprising a single crystalline semiconductor material in epitaxial alignment with a semiconductor material of a substrate semiconductor layer within the substate and is in direct contact with a bottom surface of the support via structure.

19. The three-dimensional memory device of claim 1, wherein the backside contact via structure comprises a multi-fingered structure including an upper portion that overlies and has an areal overlap in a plan view with each backside support pillar structure within the row of backside support pillar structures and further including a plurality lower portions interlaced with the row of backside support pillar structures along the first horizontal direction.

20. A three-dimensional memory device, comprising: a first-tier structure located over a substrate and comprising a first alternating stack of first insulating layers and first electrically conductive layers and comprising a first retro-stepped dielectric material portion overlying, and contacting, first stepped surfaces of the first alternating stack;

58

a second-tier structure located over the first-tier structure and comprising a second alternating stack of second insulating layers and second electrically conductive layers and comprising a second retro-stepped dielectric material portion overlying, and contacting, second stepped surfaces of the second alternating stack;

memory stack structures vertically extending through the first alternating stack and the second alternating stack, wherein each of the memory stack structures comprises a memory film and a vertical semiconductor channel;

primary support pillar structures, wherein a portion of the primary support pillar structures vertically extend through the second retro-stepped dielectric material portion, the first alternating stack and the second alternating stack; and

additional support pillar structures located entirely below a horizontal plane including a bottommost surface of the second alternating stack, wherein each of the additional support pillar structures comprises a stack of a doped semiconductor material portion and a dielectric pillar structure that consists of a dielectric material and contacts a bottom surface of the second-tier structure.

* * * * *